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Project Goals
Three Year
The three year goal for the Kansas State
USRA/NASA Senior Design team is to design
and build a walking autonomous robotic rover.
The rover should be capable of rough terrain
crossing, traversing human made obstacles
(such as stairs and doors), and moving through
human and robot occupied spaces without
collision. The rover is also to evidence
considerable decision making ability,
navigation and path planning skills.
When began, this project had the title
"Human Like Robots in Space and Hazardous
Environments". Within that scope the design
team was free to choose what it felt the
project's goals should be. The first group of
criteria the design team picked was that the
project should be some form of mobile robot,
that it be as autonomous and intelligent as
possible, and that some form of the robot
actually be constructed. These goals were
chosen as being the most interesting to the
group as a whole. Several variants of these
ideas were discussed:
Hazardous waste cleanup: The chernobyl
accident demonstrated several
instances where remotely operated or
robotically controlled earth movers
would have been useful (or life
saving). This idea was discarded alter
noting that the large equipment needed
was far beyond our budget.
Planetary Rover." The ability to range
widely and collect samples, data, and
pictures would be of benefit for any
future space exploration missions. A
mobile robot was envisioned that could
traverse rough terrain, carrying a
variety of sensors and instruments,
with enough intelligence to travel
without a human operator.
Hazardous waste site scout: A mobile
robot that could move freely about a
disaster site, allowing human operators
to assess the damage without
endangering themselves was another
suggested idea.
The last two ideas were combined into the
Current three year goal when it was noted that
the same abilities to cross rough terrain on
other planets would allow a rover to explore
hazardous waste sites. It was further noted
that if the rover could also open doors, and
climb stairs it would be able to access almost
all indoor areas that humans could reach, and
those abilities became part of the goal. The
choice for a legged rover design seemed best
for maximizing rough terrain crossing ability.
The decision for supporting an autonomous
robot as opposed to a tele-operated design was
to allow a rover to operate at great distances
from Earth. The high intelligence factor was
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also supported as it would allow an operator to
control several rovers.
motors needed to operate on battery
power were out of our price range.
First Year
The job of the design team the first year
was to pick a project goal, and then attempt to
define just what needed to be done to reach
that goal. It became apparent rather quickly
that the design group lacked practical
experience building robots, and without that
experience any design done would be flawed
and tail. So the first year goal was set as
building a working prototype of the walking
robot rover for the purpose of learning as
much as possible about mobile robot design.
The main criteria for the prototype were as
follows:
Six legs: This was to begin the
exploration into legged robot design.
The choice of six legs allowed for a
stable walking platform and a simpler
overall control.
Three joints per leg: Three joints are the
minimum needed for the robot to walk
without its feet sliding or slipping.
On board intelligence: By restricting all
processors to be on board the robot, the
prototype would force realistic control
schemes to be investigated.
Off board power: It was soon discovered
that the cost of high efficiency electric
Obstacle climbing: The prototype needed
some target obstacle to test its terrain
handling abilities. Stairs are a readily
available obstacle in the indoor
laboratory environment, and exemplify
a typical obstacle needed to meet the
criteria for the three year goal.
Second Year
The year-one USRA/NASA team designed
and built a six-legged rover that operated
through manual controls. Automation designs
were not implemented and the chassis was
unacceptable for the long duration travel. The
year-two team has
implemented extensive
mechanical components
Automation hardware
redesigned and
changes to the
and chassis.
has also been
redesigned and implemented in hardware /'or
the first time. Microprocessors, motor driver
chips, communication protocols and sensor
circuits have been integrated with the
mechanical systems. The final contribution to
automatic control and rover independence is
the software or microprocessors programing.
The first automated prototype is complete and
being analyzed for performance.
Project Organization
The USRA/NASA Design Team has about
20 members, 7 supporting faculty, using 4
2
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machine shops, 2 electronics shops, and
dozens of computers in several labs. The
organization, managerial and communication
aspects of this project are not trivial. To
control some of the chaos, the design team
created several lead positions and formed
itself into subgroups. The subgroups were
chosen to be:
Mechanical Group: Dealt with all aspects
of leg, joint, and chassis design,
material selection and machining.
Hardware Group: Dealt with all electrical
systems, including microprocessor
selection, motors, motor drivers,
sensor design and construction, as well
as power supply to the robot.
Software Group: Writing all
microprocessor programs for logical
control of all components of the robot.
The positions on the team were Project
Lead Engineer, Software Group Leader,
Hardware Group Leader, Mechanical Group
Leader, and the Graduate Assistant. The
responsibilities of the Lead Engineer were to
coordinate the design process between the
groups, aid in the design where difficulties
arise, and promote the project's progress. The
group leaders were responsible for helping
their group members with the design and
construction of their prototype sections,
requesting needed supplies, equipment, and
other support. The Graduate Assistant was
given the responsibility of interfacing between
the students and the faculty, handling the
team's budget, and purchases, and aiding in
acquiring needed equipment and supplies.
During the academic year of 1993-94 the
positions were filled as follows:
• Lead Engineer- Jeremy Whitt (ME)
• Mechanical Leader- Jason Jacobson (ME)
• Hardware Leader - Marcus Fechter (EE)
• Software Leader- Doug Chapman (CIS)
• GTAs- Poonacha Machaiah (CIS)
- Mac Crossett (ME)
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I. Mechanics
1.1 Introduction
The purpose of this report is to summarize
the progress of the Mechanics Group as part of
the NASA/USRA Advanced Design Project
for Fall 1994. The Mechanics Group
objectives were to re-engineer the robot
chassis and leg designs, and manufacture an
operational one-leg prototype by the end of the
Fall 93 semester. It was necessary to redesign
some of the gear drives, leg lengths, chassis
structure and drive mechanisms to meet the
obstacle maneuverability goals set by the team
in the previous year. The new designs had to
overcome problems of structural rigidity,
limited mechanical advantage and very high
frictional losses. The Mechanics Group
decided to form subgroups and redesign the
robot chassis and leg simultaneously.
1.2 Year One Overview
The job of the Mechanics group in the first
year was to develop a preliminary prototype.
The main criteria for the prototype were as
follows:
Six legs: This was to begin the
exploration into legged robot design.
The choice of six legs allowed for a
stable walking platform and a simpler
overall control.
Three joints per leg: Three joints are
the minimum needed for the robot to
walk without its feet sliding or
slipping.
Obstacle Climbing Considerations:
The prototype needed some obstacle
maneuverability that would be taken
into consideration early in the design
phase.
1.2.1 Leg Design
In the design of the legs of the robot,
certain requirements had to be considered.
First, the leg had to allow the robot to move at
the original designed speed of one toot per
second. This speed was set arbitrarily to
insure that the robot would have a fast
response time in real-life applications. Next,
the legs had to allow the robot to maneuver
around or over obstacles in its path. The
design also had to provide the robot with the
ability to climb a set of stairs.
Certain design parameters had then to be
considered that would satisfy these
requirements. These parameters were the
types of motion the legs would use, and the
geometry of the legs.
The types of motion that were considered
for the legs were linear actuation and
rotational actuation. Linear actuation would
consist of leg sections that would slide inside
one another to extend and contract the leg.
Kansas State University 1993 - '94
Rotational actuation would consist of leg
sections that would be attached through joints
which would swing through an arc to provide
leg movement. Of the two types of motion,
rotational actuation was chosen because it
provided a less complicated leg design.
After the type of motion was chosen, a
base coordinates system for the robot was
defined and is given in Figure 1.1. With the
robot standing up-right, the origin of this
coordinate system was chosen to pass through
the center of the robot. The vertical axis of
the coordinate system is defined as the Z-axis.
Rotation about this axis is defined as Alpha
rotation. Right to left, or from side to side of
the robot is the Y-axis. Rotation about the Y-
axis is defined as Gamma rotation.
Lengthwise along the robot is the X-axis.
Rotation about the X-axis is defined as Beta
rotation.
Alpha
Z
>¥Gamma
Beta
Figure I. l
Coordinate Axis
Figure 1.2
Old Leg Design
three-jointed leg with one Alpha rotation joint
and two Beta rotation joints (See Figure 1.2).
These three drives provided each leg with
three degrees of freedom. Each worm-gear
drive uses a 30:1 gear reduction.
Unfortunately, the year-one leg design allowed
for relative motion between the motor mounts
and the robot for each drive. This relative
motion led to frictional losses as high as 75%
in each leg.
1.2.2 Chassis Design
The year one robot used a skeletal chassis
constructed of several hallow aluminum
sections bolted together into a rectangular
frame. The electronics hardware components
were mounted to the topside of the chassis to
provide easy access for repair or replacement.
It was then necessary to consider more
detailed aspects of the leg geometry including:
the number of leg joints and the type of
rotation at each joint. It was decided to use a
1.3 Year Two
To improve upon the year-one mechanical
design, the Mechanics Group decided to
Kansas State University 1993 - '94
perform some preliminary testing to highlight
the robot's strengths and weaknesses.
After running each joint through its full
range of motion several times, the group saw
many areas where re-engineering was
necessary.
First, the Beta 1 drive and mounting
system had the following problems:
Need for perfect alignment between
the worm gears to avoid high friction
losses.
Efficiencies as low as 25% due relative
motion in the worm gears and the
absence of any type of lubrication.
Slippage in the Beta 1 joint due to the
loosening of the set screw caused by
vibrations.
Play in the motor shaft allowed
movement in the Beta 1 joint causing
the robot to rock back and forth.
Lack of modularity in the drive and
mounting system made it very difficult
to assemble and repair.
Second, the chassis had the following
problems:
• Low chassis rigidity.
• Bolt holes allow for too much relative
motion.
• No place to rigidly attach the Alpha
mount.
• Bolted intersections act like high
friction joints.
• Chassis does not shield hardware
components.
Third, the Alpha drive and mounting
system had the following problems:
Need for perfect alignment between
the worm gears to avoid high friction
losses.
Efficiencies as low as 25% due relative
motion in the worm gears and the
absence of any type of lubrication.
Slippage in the Alpha joint due to the
loosening of the set screw caused by
vibrations.
Play in the motor shaft allowed
movement in the Alpha joint causing
the robot to rock back and forth.
Lack of modularity in the drive and
mounting system made it very difficult
to assemble and repair.
Fourth, the dimensional problems in the
year-one design were the following:
Chassis width of 14" made it difficult
for the robot to maneuver through
doorways.
Alpha, Beta 1, and Beta 2 leg lengths
were not conducive to climbing a 9"
stair. •
6
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• No uniformity in any of the part
dimensions.
group decided to break into smaller subgroups
and work on several different tasks in parallel.
The Mechanics Group, therefore, decided
to prioritize its responsibilities and develop a
working time line under which design
alterations could be addressed. The group
decided upon the following major re-
engineering tasks:
• Redesign of the entire chassis.
• Redesign of the Beta 1 drive and
mounting system.
• Redesign of the Alpha drive and
mounting system.
• Optimization of the leg lengths for
stair climbing activities.
• Construct aone-leg prototype.
Perform repeatability testing on the
one-leg prototype to highlight possible
design alterations.
• Construct a working chassis with
modular leg mounts.
• Allow for hardware integration.
• Assemble the new robot.
The Mechanics Group decided to spend
the first three weeks of year two developing
and analyzing possible solutions to the
problems discovered in the year one design.
In order to maximize the available time, the
., .o. * ,i,
_P
1.3.1 Chassis
The robot chassis had difficulties with
structural rigidity and weight. The Chassis
Group was formed to research possible
material and design alternatives for the chassis
reconstruction. After consulting with several
team members from the previous year, it was
decided to research the possibility of using
Hexcell's Aluminum Honeycomb board.
Although the honeycomb board had sufficient
mechanical properties to accommodate the
chassis design, it was relatively expensive and
difficult to mount the motor to its thin, flat
exterior. Therefore the honeycomb material
was eliminated as an alternative.
After, consulting Dr. Hugh Walker and
Dr. Byron Jones (Mechanical Engineering
professors at Kansas State University),it was
decided to construct the chassis from one-eighth
inch thickness square aluminum tubing, which is
36 inches long. The alpha motors are mounted
directly through the wall. It was decided to make
Cross Brace
Figure 1.3
Schematic of Chassis
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the chassis six inches wide (from outside to
outside) and thirty six inches long, to make the
robot relatively easy to maneuver through
doorways and corridors. Furthermore, the new
chassis design made it possible to shield many of
the hardware components inside the robot's body
during operation. For this reason, it was decided
to remove the top section of the aluminum tubing
and replace it with hardened steel cross braces to
simulate a closed channel (see Figure 1.3).
These cross braces served to reduce the
angle of twist per unit length during walking
motion or stair climbing activities. This new
design reduced the relative motion in the
Alpha mounts by allowing the Alpha motors
to be mounted directly to the inside wall of the
chassis. Mounting the Alpha motors inside
the chassis also provides the robot with a
lower center of gravity to prevent tipping
when climbing stairs.
The new design also allowed the hardware
components to be mounted on the inside the
chassis to provide limited shielding while
maintaining the option of easy access in case
of repairs.
1.3.2 Beta 1 Drive
The group explored several options for
modifying the existing worm-gear drive
mechanism to address some of the problems
with the year-one design which have already
been discussed . However, after researching
several journals on robotics design and
consulting with Dr. Warren White and Dr.
Hugh Walker, the group decided to go with a
new linear drive mechanism. The new design
.
r;
I
Figure 1.4
New Leg Design
used an all-thread shaft to activate a linear
drive collar (see Figure 1.4)_
This linear drive collar_as attached to a
lever arm on the Beta 1 l_g, As the shaft
spins, the moment arm moves the Beta 1 leg to
the desired position. This'new Beta 1 drive
mechanism sacrificed specN]i for strength in the
joint and also eliminated i_uch of the relative
motion in the drive.
Theor.eti_ally, the linear screw drive
would require lower motor torque to function
under normal operating conditions. Table 1.1
represents the nominal axijl,, force and motor
torque requirements for t_ full angular range
of the beta-I joint (derivations of the
equations used to generate_tahe tabled data have
been provided in the Appendix I.A). After
reviewing the data in Table I'. 1, the Mechanics
Group found a maximum stalling torque
exceeding 14 (in-lb) was required to avoid
failure in the linear screw drive.
8
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Beta1 Torque Requirements
Parameters
Beta 1 Lever angle =
BetaMot=
LenBeta_l =
LenLever =
LenMotor =
Chassis & Legs -
Motors =
Power Equipment =
Other Equipment ~
(other includes wit
variables
60 degrees
125 degrees
8 inches
4.125 inches
6.1 inches
50 Ibs
31 Ibs I
0 Ibs
5 Ibs
In_er_aclng, clrcult boards, ets. )
I
Weight = 86 Ibs
{sum of four weight groups listed above)
MaxForce = 43 Ibs
(MaxForce is calculated as 112 _f Weight)
friction loss calculation
= 0.74
Lead= 0.083333
Radius= 0.1875
Phi= 0.63707
Theta= 0.070618
Results:
Max Torque Required:
14.64 in-lb
This is the angle
the longest leg
segment makes with
the horizontal.
Tabular Data
[ ]Indicates intermediate calculation steps
Force , the Screw Drive as o Function of Betal An
Beta_l LenX "Torque F_PerpLev LenScrew Anc_PerFI Fscrew ;
degrees inches in-lbs Ibs inches degrees in-lbs
30 6.928 297.91 72.22 3.61 13.99 74.43V
25 7.250 311.77 75.58 3.96 7.95 76.31
20 7.518 323.25 78.36 4.32 2.5C 78.44
15 7.727 332.28 80.55 4.68 2.501 80.63
10 7.878 338.77 82.13 5.04 7.14i 82.77
5 7,970 342.69 83.08 5.39 11.50; 84.78
O 8.000 344.00 83.39 5.74 15.63 86.60
-5 7,970 342.69 83.08 6,08 19.58 88.17
-10 7.878 338.77 82.13 6.42 23.37 89.47
- 15 7.727 332.28 80.55 6.74 27.04 90.44
-2(3 7,518 323.25 78.36 7.06 30.60 91.04
-25 7,250 311 .'77 75.58 7.36 34.07 91.24
-3(3 6.928 297.91 72.22 7.66 37.46 90.99
-35 6.553 281.79 68.31 7.94 40.79 90.23
-4(3 6.128 263.52 63.88 8.20 44.07 88,91
-45 5.657 243.24 56.97 8.45 47.30 86.95
-5(3 5.142 221.12 53.60 8.69 50.48 84.25
-551 4.589 197.31 47.83 8.91 53.64 80.68
-60! 4.000 172.0C 41.70 9.12 56.76 76.07
-65 3.381 145.38 35.24 9.30 59.85 70.18
-70 2.736 117.65 28.52 9.48 62.93 62.67
-75 2.071 89.031 21.58 9.63 65.98 53.02
-80 1.389 59.73 14.48 9.77 69.01 40.44
-85 0.697 29.96 7.27 9.89 72.04 23.57
-90 0.000 0.00 0.00 9.99 75.05 0.00
Please note:
These calculations reflect the values required taken at time zero plus.
Another words these are values needed to overcome STATIC forces only!
More research is underway to incorporate dynamic forces.
I This is the Fs values calculated I
I
Ifrom the formula on the cjraph
//
Motor
Torque .
11.94
12.24
12.56
12.93
13.2E
13.6E
13.8_
14.14
14.3_
14.51
14.6C
14.64
14.6C
14.42
14.2(
13.9_
13.51
12.94
12.2(
11.2E
10.0_
8.51
6.4 c
3.7E
O.OC
\
I This calculation I
includes losses due
to friction in the
screw.
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Force Required for Beta I Drive
Mechanism verses Beta I Leg Angle
¢-
i
.D
o16.00
.- 14.00
O
O
• 12.00
a_
(3
._ 10.00
c-
c-
O
m 8.00
C3
.Q
(3-
©
New Design
6.00
4,00
I
2.00
0.00
-100 -80 -60 -40 -20 0 20 40 60
_ Degrees
( L,)( F,,,._)COS (p,)
[ I (L,,.)SIN((p,..-(p,.+P,)) )](L,,)COS 90-ARCSIN _/L,,.:+L,,.:-2(L,.)(L,,.)COS((_,.-([_,,+_,)))
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Axial alignment of the beta-1 motor and
the all-thread shaft was a critical design factor
in the linear screw drive mechanism. If any
significant eccentricity were experienced in
the alignment of the shaft, the entire drive
would be subject to binding and high friction
losses. Consequently, it was necessary to
design a new motor mount to ensure proper
alignment of the beta-1 motor and the all-
thread shaft (see drawing labeled Motor Yoke
in Appendix I.A). the Motor Yoke provides
the beta-1 motor with two degrees of
rotational freedom to maintain the motor shaft
alignment required for operation.
Therefore, the group decided to design the
Beta 1 motor mount so that it would mount
directly to the side of the new chassis wall.
The group also designed a "u-shaped"
rotational collar, which mounted axially to the
Alpha mount on the external wall of the
chassis. This new mounting system allowed
the Beta 1 motor to rotate on the z-axis
without causing the all-thread shaft to suffer
torsional bending, resulting in failure of the
Beta 1 drive.
Finally, thrust bushings were incorporated
into the Beta 1 face plate to reduce the
transference of axial thrust forces which could
potentially damage the Beta 1 motor.
1.3.3 Alpha Drive
The Mechanics Group discussed the
option of making the Alpha drive a linear
mechanism to eliminate the relative motion
between the worm gears. However, the new
chassis design allowed the group to simply
modify the existing Alpha mounts and attach
them directly to the chassis wall. Since both
worm gears were attached directly to the
chassis wall, they no longer experienced the
highly destructive frictional forces that
i
J _ Chassis _ f
Wall I
...... _
7 Alpha Motor
Figure 1.5
Alpha Drive Mechanism
previously led to the low efficiencies in the
drive mechanism (see Figure 1.5).
1.3.4 Leg Lengths
A great deal of the Mechanics Group
discussions dealt with the question of
appropriate leg lengths for ROBOCAT. For
ROBOCAT to climb stairs effectively, some
design constraints were set forth. Since
optimum leg lengths would vary with stair
height, the group decided to optimize the leg
lengths for activities on a 9" stair. For design
purposes, the stair cross section was assumed
to be a square.
Therefore, a working PVC model was
constructed for the purpose of angle analysis.
After simulating the robot's anticipated
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motions during stair climbing activities, the
group decided upon the appropriate Alpha,
Beta 1 and Beta 2 leg lengths. They were four
inches, eight inches, and six inches,
respectively.
construct the
Several part
repeatability
considerations.
1.3.5 Assembling the Robot
Assembling a working robot in a timely
fashion required the Mechanics Group to plan
a schedule and meet the objectives. The group
decided to first take the preliminary drawings
to the machine shop and have enough parts
made to construct an operational one-leg
prototype for hardware and software testing.
By doing so, the Mechanics Group would also
be able to make any necessary final
modifications before constructing the other
five leg modules in a scale-up process.
After receiving the finished parts back
from the machine shop, the group began to
working one-leg prototype.
modifications resulted from
testing and robot weight
The Beta 1 motor mount and lever arm
dimensions were changed to accommodate
necessary angular rotational range of the Beta
1 joint for climbing stairs. It was also
necessary to perform some minor machining
operations on the Alpha and Beta 1 face plates
so proper meshing of the worm gears could be
achieved.
After several other small modifications the
group was ready to begin the scale-up process.
First, the chassis design was contracted out to
Kasa. It should be noted that Kasa did a
superb job of constructing the entire chassis
body for the cost of materials only. The group
then sent the modified drawings to the
machine shop to begin parts fabrication.
After receiving the parts back from the
shop, the Mechanics Group assembled the
working leg units for the robot and attached
them to the chassis. Through frequent
communications, the Mechanics Group
learned that the Software and Hardware
Groups needed the one-leg prototype intact for
a few extra weeks to perform valuable testing
and integration operations.
Therefore, the Mechanics Group
assembled the entire robot with the exception
of the left center leg before beginning the
hardware integration.
1.3.6 Hardware Integration
As stated before, the year one prototype
progressed as far as a remote-controlled unit.
Therefore, it had no rotational limit switches,
potentiometers, or other sensory feed back
hardware. The year two robot, however, was
to be an autonomous robot with limited
intelligence. Consequently, the Mechanics
Group needed to design mounting systems for
each piece of sensory feed back equipment
needed to provide the absolute rotational
position of each joint. The rotational limit
switches were used to keep ROBOCAT from
overextending its joints in case of a software
malfunction, while the potentiometers allowed
the software to keep track of the angular
displacement in each section of each leg.
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The Hardware Group also requested that
the Mechanics Group design a mounting
system for the eighteen mini boards which
were to be mounted inside the chassis. In
response to their request, the group decided to
mount all the mini boards on a Plexiglas tray
under the Alpha motors. The Plexiglas
electrically insulated the mini boards, and
allowed easy access for maintenance.
Finally, the Mechanics Group installed
a Plexiglas covering which mounted to the
chassis cross braces. The covering protects
the six sensory printed circuit boards that are
mounted on top of the chassis, although they
are in clear view.
1.4 Future Work
A significant amount of work has been
accomplished in years one and two. However,
there are still tasks that require attention. For
example, due to the time constraints on the
project, the Mechanics Group did not redesign
the Beta 2 drive. The Beta 2 drive has many
of the same problems that the Beta one drive
had, only on a smaller scale. Some of the
options that the year three team should
consider are changing the Beta 2 mounting
system, using a direct Beta 2 drive, or totally
redesigning the Beta 2 drive and mounting
systems. The year three group should also
consider running some extensive repeatability
and robustness tests on each of the joints to
highlight potential weaknesses.
However, the majority of the year three
Mechanics Group work will involve the
integration of more electronic hardware and
sensor equipment into the existing mechanical
design of ROBOCAT.
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functional engineering team, countless faculty
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Mechanics Group would like to take this
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work and effort by the following people:
• Gary Thornton, ME Developmental
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• Dr. Allen Cogley, ME Professor
• Dr. Warren White, ME Professor
• Dr. Hugh Walker, ME Professor
• Dr. Dave Gustafson, CIS Professor
• Dr. Jim Devault, EECE Professor
• Dr. Carl Wilson, IE Professor
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II. Hardware
2.1 Introduction
The hardware group has the responsibility
of designing the electronic control system for
the robot and design and construction of all
the hardware components. The goals this
semester were to build a one-legged prototype
and a six-legged robot. The hardware group
was successful in building the one-legged
prototype and the six-legged robot.
The group has been responsible for
designing and implementing the limit
switches, optical encoder, motor driver,
cabling, foot clown sensor, potentiometer,
motor and power system, de-multiplexer, and
Printed Circuit Board (PCB). The optical
encoder design was not used due to
complexities of the design. The group has
procured and installed all the necessary
components for implementing total control of
the six-legged robot. The six-legged robot
was completed this semester. The sensors that
will allow for obstacle avoidance will be
added next semester.
2.2 Year One Summary
2.2.1 HC16 to HCll Network
Last year's hardware network consisted of
one MC68HC16EVB evaluation board and
eighteen MC68HC 11 mini board
microprocessors. The HC16 is the central
"brain" of the network. It contains the
program that instructs the legs to move in a
certain sequence. One HCll is connected to
each Of the eighteen joints. These processors
receive the instructions from the HC16 to
move and then control motor driver, limit
switch, potentiometer, and foot down circuits
to make the joint move to the desired position.
These processors also handle error conditions
of each joint such as joint over-extension and
obstacle detection using the sensors circuits.
The eighteen HClls are connected to the
HC16 by a daisy chain network connected to
the high speed serial peripheral interface(SPI)
ports of the processors. This network enables
the HC16 to communicate bi-directionally
with the selected HC I 1 processor. A HC 11 is
selected by the HC16 by using a de-
multiplexer circuit that has one output line
connected to each HC11 as shown in Figure
II. 1.
2.2.2 HCll Circuits
The digital and analog input/output ports
of one HCll processor are connected to a
limit switch, potentiometer, and motor driver
circuits for one joint. In addition, the
processor for the Beta 2 joint is connected to
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the foot down sensor circuit. The purpose of
these circuits is to control the joint's motion,
detect the joint's position, and detect any
errors that arise.
2.2.2.1 Limit Switches
The purpose of the limit switch circuit is to
prevent over-extension of the joint. It consists of
two switches located at the limit of the joint's safe
motion. The switch is connected to an analog port
of the processor. When the switch is triggered; the
processor immediately turns off the motor driver
to stop the motor from destroying the joint.
2.2.2.2 Potentiometer
The purpose of the potentiometer circuit is
to detect the angular position of the joint. The
potentiometer is a variable resistance device
whose resistance changes when the shaft is
turned. The shaft, in this case, is attached to
the axle of the joint. The sense line of the
potentiometer connected to a analog input of
the HC 11. The HC11 reads the analog input
and calculates the angle of the joint by
matching the read voltage to the correct angle.
2.2.2.3 Force Sensing Resistor
The purpose of the foot down circuit is to
determine if the foot is touching the ground.
The circuit uses a voltage divider circuit with
a variable resistance force sensing
resistor(FSR), located in at the end of the leg,
as one of the resistors. The FSR changes
resistance like the potentiometer, but it senses
compression instead of shaft rotation. The
pressure exerted on the end of the leg is
measured by connecting the output of the
divider circuit to a analog input of the Beta 2
HCll processor and reading the input. The
HCll determines if the foot is down by
comparing the read value to a threshold value.
If the read value is below the threshold, the
foot is touching ground.
MCG8HC16EVB
Oemultlplexer wrap area
Circuit ports
4 Wire Telephone Cable
anachedto
Figure II. 1
HC16 to HCll
Daisy Chain and De-Multiplexer Network
2.2.3 Joint Position Control
The purpose of the motor driver circuit it
to take inputs from the HC11 that dictate the
speed and which way to turn the motor. In
turn, signals are sent to supply the DC motor
with the information to move in the specified
direction and speed. The driver circuit
15
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consists of a L6203 motor driver chip and
several capacitors, diodes, and resistors. The
circuit receives three signals from the HC11
processor. First, it receives a pulse width
modulated (PWM) signal which specifies the
speed at which the motor is to move by
varying the duty cycle of the wave. Second, it
receives one signal for each of the directions
of motion that are set to logic one or logic zero
corresponding, respectively, to whether or not
the motor is to move in that direction.
2.3 Year Two Summary
The following design changes were made:
2.3.1 Limit Switch Changes
The design for the limit switches relied on
the switch signaling the HC11 that the joint
was over-extending and the processor turning
off the motor. This did not account for the
event of the processor or program failure
which could result in the motor not receiving
the instruction to stop even though the limit
switch is triggered. The new design corrects
this possible error by performing the logical
AND operation between the limit switch
signal and the HC11 signal and supplying this
signal to move the motor in each direction.
This combined signal is then used as the input
into the motor driver. With this design, the
limit switch circuit can manually turn off the
motor in one direction without HCll
processor intervention. The HCll can still
move the motor in the opposite direction to
correct the error, however.
2.3.2 Optical Encoder Circuit Addition
An optical encoder circuit was added to
the sensor design to read the joint position in
case of potentiometer failure or as a
potentiometer position check. An optical
encoder is attached to the shaft of the motor to
measure the number of rotations of the motor
shaft. The output from this encoder is used as
the input into the optical encoder circuit. The
optical encoder circuit changes the signals
from the optical encoders into a twenty four
bit binary number. This number changes
when the shaft is turned. The HC11 reads the
number and then calculates the angle of the
joint by referencing the number to the
movement from the previous location of the
shaft.
2.3.3 Driver Circuit Component Change
The design for the motor driver circuit
functioned as expected, however, it did not
perform optimally. The new design changed
the values of the capacitors, diodes, and
resistors to achieve the best performance. The
potentiometer and foot down sensor design
functioned as expected. No changes were
made with the exception of changing the value
of the resistor in the divider circuit for the
FSR to maximize the voltage change at the
input into the HC 11 analog input.
2.3.4 What Was Used This Year
All of the circuits that worked last year
and the redesigned circuits were used for this
year with the exception of the optical encoder
circuit. This circuit was not included because
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of space limitations on the printed circuit
board containing all of the sensor circuits.
Since the HC16 to HC11 communication was
not established, an alternate network was
designed. This network consisted of the same
daisy chain SPI network, but it had a
MC68HCllEVB evaluation board as the
"brain". This network was not powerful
enough to communicate will all of the
processors because of the high impedance of
the R J11 phone cables. The design was then
changed to using a MC68HC 11 mini board as
the "brain". This design extended the
communication to eight HC 11 processors and
was implemented. The high impedance of the
phone cables is due to the RJll male
connectors on the ends of the cable. The
connectors drive four sharp edges into the four
wires in the cable to establish contact which
results in a high chance of not making a good
contact.
2.4 Limit Switches
2.4.1 Purpose
Limit switches are needed on each joint to
protect the motor and joint from over
extension. The limit switches will stop the
motor from turning in the direction that has
caused the limit switch violation. The limit
switch circuit will also send a signal to the
HC11 to indicate which limit switch is in
violation. The HC11 will then be able to turn
the motor in the opposite direction to back the
motor off the violated limit switch. This
system is capable of stopping the motor
without intervention from the HCll, which
protects against the possibility of processor
failure causing joint or motor over extension.
2.4.2. Location
The limit switch circuits are located on the
printed circuit board with the motor driver and
foot down sensor. The optical interrupters
used as the switch are located on the joints.
The limit switches are electrically located
between the HC 11 and the motor driver as can
be seen in Figure II.2(a).
2.4.3 Stopping the Motor
The forward and reverse direction will
have the logic as shown for the forward
direction in Figure II.2(b). If the limit switch
signal and the HC 11 signal are both high, then
the signal to the motor driver will be high (IN 1
input), causing the motor to turn. If the joint
extends far enough to violate a limit switch,
the limit switch signal to the AND gate shown
in Figure II.2(b) will be low, which will tbrce
the signal to the motor driver to be low
causing the motor to stop turning in that
direction.
2.4.4 Signal to HCll
The limit switch signal is +5V (logic high)
while the joint is not at the limit and 0V (logic
low) while the joint is at the limit, this signal
is inverted using a CMOS inverter and sent to
the HC11. The inverted signal is also used to
give on board indication in the form of a +5V
blinking LED.
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2.4.5 Action by HCll
Once the HCll receives the signal from
the limit switch circuit that the joint is at the
limit, it has the opportunity to turn the motor
m the opposite direction. This is possible
because the forward and reverse direction
controls are two separate inputs to the motor
driver (IN 1 and IN2).
If the HCll would need the joint to move
forward, the forward input to the motor driver
(IN1) would be high and the reverse input
(IN2) would be low. IN I and IN2 control the
motor with the following logic: with IN1 high
and 1N2 low, the motor will turn forward; with
IN1 low and IN2 high, the motor will turn
reverse; with both low the motor will stop. ff
the motor would continue to turn until it
violated the forward limit switch the circuit
would force IN1 to be low, while IN2 would
not change. With both IN1 and IN2 low the
motor driver would stop the motor. The LED
would then start to blink and the signal to the
HCll would go high. The HCll will then
need to reverse the motor direction. It will do
this by making [NI low and I]'42 high. IN1 is
already being forced low by the limit switch
circuit, which is acceptable because the limit
switch violation in the forward direction does
not affect the reverse direction (IN2).
Therefore 12'42 will be high and IN1 will be
low causing the motor to turn in the opposite
direction and backing off the limit switch.
Once the joint has cleared the tbrward limit
switch the circuit will automatically give
control of IN 1 back to the HC 11.
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Motor and Logic Circuits
2.4.6 Components Used
2.4.6.1 Optical Interrupters
The switch is a optical interrupter device
consisting of an infrared emitter and detector
separated by a slot. The emitter is a gallium
arsenide diode and the detector is a NPN
silicon diode. The interrupters are available
from Digi-Key. The manufacturer type
number is "H21AI Opto-electronic slotted
switch". Two interrupters are used per joint as
shown in Figure II.3(a). When the tab shown
on the drawing is in the slot shown in Figure
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II.3(b) the transistor is cut off and the signal to
the AND gate goes to 0V (low) as can be seen
in the simplified circuit diagram in Figure
II.3(c). When the tab is not in the slot the
signal to the AND gate is +5V (high). The
pinout for the optical interrupter is shown in
(o
(b)
(o)
Figure 11.3
Limit Switch Installation
Appendix II.A.
2.4.6.2 Integrated Circuits
The AND gates are the standard 74LS08
TTL AND gate. The inverters are the standard
CD4009C CMOS hex inverter. The supplier
was Dig.i-Key, although these parts are
commonly available through most electronics
suppliers. The data sheets for the chips are in
Appendix II.A.
2.4.6.3 Blinking LED
The LED used for on board indication of a
limit switch violation is a +3V to +10V LED
that includes a built in MOSFET. The
MOSFET acts as the current limiting resistor
and makes the LED blink, thus eliminating the
need for external current limiting resistors and
reducing the number of parts. When the LED
has +5V between its two terminals, it blinks.
01234567
Figure II.4
Resistor Pack
2.4.6.4 Bussed Resistors
The optical interrupters require two
resistors for each interrupter as can be seen on
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Figure II.3(c). The printed circuit board uses
bussed resistors to ease installation. Pin one
of the bussed resistors is common to one side
of all 7 resistors, which is grounded. The
other pin for each resistor is connected to
either the emitter or detector of the optical
interrupter. The pin diagram is shown in
Figure I1.4.
2.5 Optical Encoder Circuit
2.5.1 Purpose
The purpose of the optical encoder is to
enable the precise location (rotational) of a
joint as a function of time. This is done by
measuring the amount of movement from a
reference position. The reference position can
be set at a limiting point. The encoder is
mounted on the end of the motors and came
with the motors.
2.5.2. Operation of Optical Encoder
The encoder consist of four devices: two
photo diodes, i-led, and one multi-slotted
disk. There is a gap between the led and the
photo diodes which the disk passes. The slots
in the disk allow light from the led to trigger
the photo diodes. These two diodes are placed
so that they are precisely 90 degrees out of
phase electrically. These two photo diodes
each produce a output signal (ch-A, ch-B).
These signals are pulses of 50% duty cycle,
one always leads the other depending upon the
rotational direction. For more detailed
information refer to the data sheets which are
in Appendix II.C.
2.5.3 HP2016 Integrated Circuit
The HP2016 chip was designed
specifically for the incremental encoder. The
chip has three major portions: filtering,
sequential logic, and 2 8-bit counting registers.
The filtering is done with a Schmitt trigger.
The sequential logic determines if ch-A is
ahead of ch-B and if so to count up. If ch-B
leads ch-A the count is decremented. The chip
has four input lines: output enable (OE), reset
(RST), a high speed clock (CLK), and a select
(SEL). The chip also has 8 output lines (D0-
D7). More detailed information is available
from the data sheets in Appendix II.D.
2.5.4 HCll Sending and Retrieving Data
The 2 8-bit registers are held as two words
and retrieved one word at a time in a parallel
fashion. The select pin determines which word
is sent first when a call is requested. The
remaining two lines are self descriptive CLK.
the clock and RST the reset.
2.5.5 Optical Encoder Circumvention
The use of this device was cut from the
final plans because of the need for shielded
cables, more wiring, and a slightly more
complicated printed circuit board. Time
restrictions required a simpler circuit board
and overall design simplification. The encoder
is a very viable option and would allow very
precise movement. This circuitry should be
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reconsidered next year as the precision can not
be matched by any other method.
2.5.6 Components Used
The optical encoder circuit was very
simple to construct, the only chips used were
the HP2016. The existing motor drivers
worked fine on the prototype which was
constructed. The major concern was the lack
of documentation on the model of encoder.
We did note an HP insignia upon part of it
which lead us to documentation on the
decoder chip and encoders that HP made. We
did make an assumption on how the chip
worked but this assumption was verified in
lab. The HP2016 chips were available at
Alliance Electronics in Kansas City. We found
a few in the lab and a source for more, but
dropped the idea of using the circuitry.
2.5.7 Recommendations for the Future
The use of the incremental encoder is a
very viable option and would allow very
precise movement monitoring. This circuitry
should be reconsidered next year as the
precision can not be matched by any other
method. The printed circuit board would have
to be much larger or multi-layered to enable
all the traces necessary. The cost for a multi-
layered board will be much higher, therefore a
lot of effort should be spend verifying the
completeness, and accuracy before one would
be ordered.
2.6 Motor Driver Circuit
2.6.1 Purpose
The purpose of this circuit was to control
the speed and direction of rotation of the
motors which moved each joint. This is
necessary to obtain a fluid motion action.
2.6.2 CMOS Integrated Circuits
Selection of this chip was made solely on
the basis that many of them were on hand and
they could perform the desired task. Virtually
no comparison was done with other
possibilities. The chip should work fine and
should handle up to 4 amps at 48 volts.
This chip works on a fairly simple idea of
having three digital control signals (In l, In2,
and PWM), and a higher voltage (24) to drive
the motors. The control of rotation was
determined by setting one bit high and the
other low, of the Inl & In2 inputs. The speed
was controlled by the PWM which is a high
speed clock input that outputs more power, to
the motor, for higher frequencies that it
receives. Appendix II.F contains more
detailed information about the motor driver
chip.
2.6.3 Special Considerations for Circuit
As with most CMOS chips, static is a
major concern. We damaged a couple of chips
accidentally by not taking proper precautions
such as working in a static resistant
environment. A filter (RC) was placed in the
motor line to reduce the noise. Great care was
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taken installing these chips as they showed
that they very easily damaged.
2.6.4 SGS-Thomson L6203 Problems
The first thing we had trouble with in
using this chip was the fact that it had to be
soldered into place: No chip could be found
sockets which matched or came close to
matching. As mentioned earlier, these chips
are very sensitive to static, thus care must be
taken during installation.
2.6.5 Components Used
The selection of the components was made
by the data sheet we had. The components
required 2- 10 nF capacitors, 2-220 pF
capacitors, 2- 1N0001 50 volt diodes, and 1-
10 ohm resistor. These were considered
typical values from the data sheet. It was
recommended to use monolithic capacitors but
we used some ceramic (220pF) when we ran
out of monolithic. We had no capacitor
trouble.
2.6.6 Recommendations for Future
This driver chip could easily be required to
run near the limits of its capabilities, thus a
better motor driver should be considered. The
motor driver circuitry should be placed on it's
own printed circuit board along with the
filtering circuitry. In this manner the motor
driver circuitry becomes much more modular,
thus debugging will be easier.
2.7 Cabling and Numbers
2.7.1 Purpose
To provide interconnection between the
processors and the sensors. The cabling from
the printed circuit board to the sensors on the
leg is a 24 wire shielded cable. The cabling
between the HClls and the HC16 is 2 pair
phone cable.. The cabling diagram showing
how all the cables interconnect is shown in
Figure II.5.
2.7.2 HCll Port Assignments
The HCll has 5 ports for external
connections. Ports A, B, C, and E are used to
connect to the PCB and the sensors. Pin 0 of
Port A is used in the communication system as
a way to select which HCll the HC16 is
communicating with. The remainder of the
pins of Port A are used to connect to the PCB.
The pin assignments for Port A are shown in
Table II.1. Port B is used exclusively to
communicate from the HCI 1 to the optical
encoder, its pin assignments are shown in
Table II.2. Port C is used exclusively to
retrieve data from the optical encoders, its pin
assignments are shown in Table II.3. Port D is
used for the connection to the communication
network. Port E is used to connect to the foot
down sensor and the potentiometer sensor
circuits that are on the PCB, its pin
assignments are shown in Table II.4.
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Port A
Input or
Pin # Output
0 I
1 I
2 I
3 I/O
4 O
5 O
6 O
7 I/O
Use
signal from HC 16 encoder
limit switch pos. angle
limit switch neg. angle
motor driver neg. angle
motor driver pos. angle
motor PWM signal
Table II. 1
HC 11 Port A Pin Assignments
Port B
Pin # Function
optical encoder reset bar
optical encoder OE bar
optical encoder select
Table II.2
HC 11 Port B Pin Assignments
Port C
Input or
Pin # Output
0 I
1 I
2 I
3 I
4 I
5 I
6 I
7 I
Function
optical encoder data
optical encoder data
optical encoder data
optical encoder data
optical encoder data
optical encoder data
optical encoder data
optical encoder data
Table I1.3
HC 11 Port C Pin Assignments
Port E
Pin Function
0
1
analog I potentiometer
analog foot down sensor (Beta)
Table II.4
HC 11 Port E Pin Assignments
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
20 Pin Header
Function
Alpha Pot GND
Beta 1 Pot GND
Beta 2 Pot GND
Alpha Opt. Interrupt. +5
Alpha Neg. Limit Emitter.
Alpha Neg. Limit Detector
Alpha Pos. Limit Emitter
Alpha Pos. Limit Detector
Betal Opt. Interrupt. +5
Betal Neg. Limit Emitter.
Wire Colors
Blue W/White
White w/Brown
Blue w/White
White w/Green
Orange w/White
Red w/Blue
White w/Blue
Gray w/White
White w/Gray
Green w/white
Cb
I
1
I
2
1
1
1
1
1
1
1
1
1
2
'9
2
2
2
2
2
2
2
2
2
Betal Neg. Limit Detector Blue w/Red
Beta l Pos. Limit Emitter White w/Orange
Betal Pos. Limit Detector Orange w/White
Beta2 Opt. Interrupt. +5 White w/Brown
Beta2 Neg. Limit Emitter. Brown wAVhite
Beta2 Neg. Limit Detector White w/Green
Beta2 Pos. Limit Emitter White w/Gray
Beta2 Pos. Limit Detector Red w/Blue
Foot Down Sense White w/Blue
Foot Down GND Gray w/White
Alpha Pot Sense White w/Orange
Betal Pot Sense Green wAVhite
Beta2 Pot Sense Blue w/Red
Table 11.5
PCB 20 Pin Header
14 Pin Encoder Header
Pin Function Cable Colors Cabel#
1 o_+5 Blue W/White 3
2 _ GND White w/Brown 3
3 _ A Brown w/White 3
4 o_B White w/Green 3
5 B I +5 Orange w/White 3
6 B 1 GND Red w/Blue 3
7 B 1 A White w/Blue 3
8 B 1 B Gray w/White 3
9 B2 +5 White w/Gray 3
10 B2 GND Green w/White 3
I l B2 A Blue w/Red 3
12 B2 B White w/Orange 3
Table II.6
PCB 14 Pin Header
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2.7.3 Printed Circuit Board Headers
These are the two cables connecting the
sensors on the leg to the PCB. The cables are
24 conductor shielded cable. The cables
connect to the PCB via a 20 pin header and a
14 pin header. The pin assignments for the
headers are in Table 11.5 and Table II.6.
2.7.4 HC11 to the Printed Circuit Board
The connections between the HC11 and
the PCB are shown in Table II.7.
2.7.5 Components used
The 20 pin connectors are Dupont
"Quickie III" system available from
Newark. These connectors conform to
the standard IDC 0.10" 2 by I0
connector. The Quickie 1_ system
adds levers that eject the plug from the
socket, which reduces the stress on the
circuit board.
• The 14 pin connectors are also Dupont
i
IMC 16
Pot
_to other legs
Figure II.5
Cabling Diagram
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PCB
Pin
1
2
3
4
5
6
7
8
9
10
ll
12
13
14
15
16
17
18
19
20
Quickie Ill connectors in a 2 by 7
configuration.
HC11 HCI 1
Function Port Pin
Limit Switch Pos. An_le A 1
Limit Switch Ne£. An$1e A 2
NC A 3
Motor Driver Pos. Anl[le A 4
Motor Driver Neg. Angle A 5
Motor PWM Signal A 6
Encoder Clock A 7
Opt. Encoder Reset Bar B 1
Optical Enco,der OE Bar B 2
Optical Encoder Select B 3
Optical Encoder Data C 0
Optical Encoder Data C 1
Optical Encoder Data C 2
Optical Encoder Data C 3
Optical Encoder Data C 4
Optical Encoder Data C 5
Optical Encoder Data C 6
Optical Encoder Data C 7
Pot Sense E 1
2Foot Down (Beta 2 only) E
Table I1.7
PCB Pin Assignments From HC11
whether or not a foot is on the ground. That
signal will then be sent to the HCl6 for
processing. The signal will be dependent
upon how much force is being applied to the
foot.
2.8.3 Components Used
The force sensing resistors (FSR) change
resistance value based on the external force.
The FSRs were procured from Interlink
Electronics in addition to application circuit
suggestions. The circuit used is a voltage
divider with the output going to the HC 16.
2.8.4 Foot Design
The foot design has gone through several
iterations. The final design utilizes a rubber
boot placed on the end of the foot. When the
foot contacts the ground, the rubber
compresses and puts pressure on the FSR,
changing the output voltage.
2.8 Foot Down Sensor
2.8.1 Purpose
Force sensing resistors will be used to
sense when a foot is on the ground. A signal
will be sent to the HC16 indicating whether or
not the foot is on the ground. The HC16 will
then use that input in the walking algorithm.
2.8.2 Signal to HCll
The force sensing resistors will create a
low noise voltage signal that will indicate
2.9 Potentiometer
2.9.1 Purpose
The purpose of the potentiometer circuit is
to provide an indication of the absolute
position of the joint to the HC11. The circuit
does this using a potentiometer (pot) attached
to each joint so that joint movement will cause
a change in the output of the circuit.
2.9.2 Location
The potentiometers are mounted on the
axle of each joint. As the joint moves the
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resistance of the pot changed. This change
was sensed by the HC11. The circuit uses one
resistor and one potentiometer in a voltage
divider configuration for each joint. The
resistor was mounted on the PCB. The output
of the circuit was then sent to the HC 11.
2.10 Printed Circuit Board
2.10.1 Software Used
The software used to generate the PCB
artwork is called PADS. The circuit design is
done by first placing the components and the
connections on the drawing area. The
software will then automatically route the
connections over the board in such a manner
that no traces cross. The software
automatically uses as many layers as needed.
The pad size, pad spacing, and trace spacing
are adjustable. The artwork created by the
software is shown in Appendix II.E.
2.10.2 Circuit Diagram and Description
The circuit diagram used to create the
circuit board in shown in Figure II.6 minus the
optical encoder circuit. The circuit includes
the limit switches, the motor drivers, the foot
down sensor, the potentiometer, and the
optical encoder.
2.10.3 First PCB Design
The first design used a pad size of 30 mil,
pad spacing of 15 mil, trace size of 10 mil, and
trace spacing of 10 mil. The first iteration of
the first design was done by John Rogge at
Kansas State. The PCB tracings were of very
high quality. The problem with the PCB was
that John Rogge had no way to drill the holes
for the pins of the components. The drilling
that we did was not accurate enough to allow
the use of the headers and IC sockets.
Therefore we tried a commercial PCB
production company from Manhattan. The
PCB they produced was not as high quality as
that John Rogge had produced, but the holes
were drilled correctly. The board was
unusable because of the many errors in the
traces. The company suggested that the traces
were too small and that a larger trace size and
spacing would result in fewer errors. The
optical encoder circuit had many connections,
thus many trace on the PCB. For that reason
the optical encoder circuit was removed from
the PCB. Once the trace size, pad size, pad
spacing, and trace spacing were increased and
the optical encoder was removed, the software
easily routed the circuit and thus the second
PCB design worked.
2.10.4 Second PCB Design
The second design used a pad spacing of
30 mil, trace size 20 mil, and trace spacing of
20 rail. The artwork was again sent to the
Manhattan company. The board produced
appeared to be acceptable. All six boards
were immediately ordered.
2.10.5 Testing and Debugging
As mentioned above, all six boards were
produced before the first board was
sufficiently tested. There were both wiring
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errors and trace errors on the board. The
wiring errors were a result of incorrect
connections in the PADS software. The two
layers of the circuit board also caused some
problems. There were many places where the
circuit jumped from layer to layer, at those
points there is a hole in the board. The normal
procedure is to "plate through" the hole, thus
connecting both layers at that point. Because
of budget and time constraints, plated through
holes were not available. The problem was
magnified because the header and socket pins
were very difficult to connect to a trace if that
trace were on the top layer of the board. After
extensive testing, all the errors were found and
all 6 boards were installed.
2.10.6 Conclusion
The PADS software worked exceptionally
well, allowing changes to any of the
parameters of the circuit routing. The PCB
that John Rogge produced was of excellent
quality although the holes were not drilled.
The problems with the first design were due to
the small size of the pads and traces. The
Manhattan company did acceptable and quick
work. The holes on the circuit board should
have been plated through. The trace errors
were the result of improper etching of the
board, these errors are unavoidable in this
case. The wiring errors would have been
found earlier if the circuit had been checked
before the boards were produced. In general
the group now recognizes that any PCB
production process in the future should allow
for extensive testing and debugging before the
PCB is actually produced.
2.11 Power and Motors
2.11.1 Power Supply Analysis
To sufficiently power the robot there are
two power supply choices:
Modular Switching Power Supply:
The output voltage is 24 V dc and the
output current is 25 amps. The input
voltage is 85-132 V ac or 170-250 V
ac. The weight is 9 lb. Cost of the
device: $275.00. This device is listed
in the 1994-95 catalogue of Servo
Systems.
Deep Cycle Marine Battery: The
output voltage of one battery is 12 V
dc and output current is 235 amps.
Two batteries can be used in series to
obtain a voltage of 24 V dc. The
weight of two batteries is 30 lb. Cost
of both the batteries: $90 (approx.)
These batteries can be bought at any
battery shop.
The current power supply is a modular
power supply that was used last year. The
power supply is sufficient for the current
testing.
2.11.2 Description of Motors
The motor chosen by last year's design
team is a 24 V motor produced by Matsushita
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Electric and distributed by Servo Systems. A
major advantage of the motor is a built-in
optical encoder, which supplies digital data
relating exact relative positioning.
The motor is rated for 21.8 ft. lb. at 185
rpm, which will be the operable speed. The
locked rotor torque for the motor is 33.3 ft. lb.
and has a rated current of 5A. This means that
the motor is capable of handling (24V) (5A) =
120 Watts of power.
2.11.3 Motor Analysis and Suggestions
If the Modular Switching Power Supply
weight would be added to the weight of the
robot the maximum torque would be 258.72
oz. in. as calculated by the mechanics group.
The motor will be able to handle this torque
with approximately 150 rpm and 3 A. The
batteries would be required to produce a total
current of (6 motors) (3 A) = 18 A.
If the Deep Cycle Marine Batteries weight
would be added to the weight of the robot the
maximum torque would be 315.84 oz. in. as
calculated by the mechanics group. The motor
will be able to handle this torque with
approximately 50 rpm and 4 A. The batteries
would be required to produce a total current of
(6 motors) (4 A) = 24 A.
2.12 De-Multiplexer Circuit
The purpose of the de-multiplexer circuit
is to receive inputs signals from the HC 16 that
specify which HCll the HC16 wants to
communicate with and output the appropriate
signal to that HC11. The connections from
the HC16 to the HC1 ls are shown in Figure
II.1. The first design of this circuit used the
data lines of the HC16 as inputs into the de-
multiplexer. Data lines DO to D3 are
connected to input pins G,A,B,and C of one
three-to-eight de-multiplexer chip. Six of the
outputs of the 74LS153 chip go through a
74LS08 de-multiplexer inverter chip to the
first six HC11 processors. The remaining data
lines, D4 to D I5, are connected directly to
the remaining HC11 processors. This design
is not feasible because the data bus is also
connected to the random access memory of the
HC16 which must be used simultaneously
with the communication. The second design
consisted of using four lines into a four to
sixteen de-multiplexer with inverters on the
outputs and two lines connected straight into
the remaining two HCll processors. This
design has not been implemented because the
software group discontinued the work on
HC16 to HC11 communication and there was
no need for the circuit until next year.
2.13 Conclusion and
Objectives for Next Semester
The hardware group has designed and
implemented the systems that are used to
control the robot. Several of the circuits were
designed into a PCB and implemented into the
robot. The optical encoder circuit was
removed in the interest of reducing the
complexity of the circuits. The limit switch
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circuit was bypassed until it can be further
debugged.
Next year the limit switches will be
implemented. The obstacle avoidance sensors
will be added and HC 11 cable networking will
be improved.
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III. Software
3.1 Software Introduction
The software group has the responsibility
of creating intelligence for robocat. Due to the
lack of actual hardware available during the
first semester of year 2 much of that semester
was spent dealing with the theoretical issues
of artificial intelligence. Very little was
implemented during that semester. The
second semester was spent almost entirely on
implementation of low level hardware control
such as reading sensor values, controlling
motors and setting up communication between
the processors.
Certain problems impeded the progress of
the software group.
The low level programming was much
more difficult than had originally been planed,
especially with the network communication
programming. Many small problems were
encountered that took time to debug.
Hardware problems slowed progress as
well. Much of the software testing was
delayed by hardware not being available thus
halting progress by the software group.
For testing, the MC68HC11E2 processors
were used. This processor is very convenient
for testing since it uses EEPROM (Electrically
Erasable Programable Read Only Memory).
The advantage to this processor is that new
programs can easily be loaded. This
disadvantage is that it contains only 2Kb of
program space limiting what can be done.
Once debugging is finished the processors will
be replaced with MC68HCI1E9 processors.
These contain 12Kb of EPROM (Erasable
Programable Read Only Memory). This is 6
times the program space, but these processors
need to be erased by ultraviolet light in order
for a new program to be loaded.
Due to these problems not all that was
implemented by the software team is being
used on the robot. This report covers what has
been implemented and will be used once the
problems are resolved as well as what is
actually being used on robocat.
The software tasks can be divided up into
the following sections:
• Sensory input
• Communication
• Walking Algorithm
• Future Plans
• Temporary Modifications
3.2 Year 1 Summary
The goals of Year 1 design team was to
build a working prototype of the walking robot
rover. The purpose of the prototype is to learn
about the mobile prototype designs. In this
first year of USRA/NASA Robotics, the
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Figure III. 1
Subsumption Network of Behaviors
for Level Ground
Software Group produced two major
developments in robot control. These are
subsumption architecture and the basis for a
walking algorithm.
3.2.1 Subsumption
The design of the software is based on the
subsumption architecture. Subsumption
architecture was developed by Dr. Rodney
Brooks at the M.I.T. mobile robot laboratory.
This approach to software design is based on
task achieving layers. Each layer reads sensor
input and controls actuator output. The Year-
1 Software Group suggested that the lowest
level layers should control basic tasks such as
walking on level ground. Higher level
competence would then be aimed at more
difficult tasks, such as walking on uneven
ground, or climbing obstacles. Subsumption
architecture controls the actions of the robot
by higher levels subsuming ( taking control
away from) lower levels. If the robot software
obtains sensory information that the robot is in
a situation where a higher level specialty
applies (such as uneven ground) the higher
level subsumes the lowers levels. Although
the lower levels have no control over the
actuators at this time, the lower levels do not
stop sending commands. This way, if the
higher levels should fail, the lower levels can
take control and at least the robot will not fail.
With this knowledge from the previous
year, Year 2 Software Design Team
implemented Finite State Machines (FSMs) as
a basis for subsumption architecture. Each
FSM is concerned with details concerning its
function thus minimizing complexity. When
many of these FSM's work together higher
level behaviors emerge. The FSM's for
implementing walking are leg up down, alpha
advance, keep perp, keep foot in position, leg
down and alpha balance.
3.3.2 Walking Algorithm
The Year-I Software Design Team also
began work on an walking algorithm. This
design was for walking on level ground. In
Figure 1, each box represents a behavior.
Boxes without bands on top are repeated six
times, once for each leg. Boxes with triangles
in the lower right comer control the legs.
Boxes with solid bands are the "central
control" of the robot. Finally, boxes with
triangles in the upper corner obtain sensory
information. These behaviors work together
to form a walking algorithm for level ground.
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This walking algorithm include four basic
states.
Standing
The simplest behavior is standing. This
behavior is the lowest level of the
subsumption architecture therefore it will only
be active when no other FSM wants control.
Standing uses the behavior leg down. This
walking algorithm sets all the angles on the
leg to a desired position causing the robot to
stand with a level posture.
Leg Lifting
The next state is leg lifting. This behavior
uses the leg up FSM. When there is no input
to the leg up FSM it remains inactive so that
the leg remains in the standing state. The leg
up FSM is triggered by a signal from the walk
FSM which is responsible for coordination of
all six legs. When this trigger is received the
leg up FSM becomes active and moves the
beta-1 joint to a raised position.
Leg Swinging
Leg swinging is a state in which the alpha
joint of the leg is used to move the leg forward
or backward.
There is a machine, alpha balance, which
receives the alpha positions from all six legs.
The sum of these alpha positions tells alpha
balance to move forward (positive sum) or
backward (negative sum). Alpha balance will
then send a signal to each of the alpha position
actuators which will adjust the legs to keep the
body centered. If one leg moves forward,
alpha balance will move all other backward to
compensate. This does two things; it keeps
the body balanced, and it causes the legs that
are on the ground to move backward as a
reflex action when the other legs are moved
forward. The behavior that emerges from
these simple behaviors is walking.
There is also an alpha advance machine
which will swing the leg forward. When up-
leg-trigger raises a leg, alpha advance swings
it forward and subsumes alpha balance.
Walking
A behavior must be added to trigger the
up-leg-trigger machines to produce the
appropriate gait for the environment. Year-1
Software Design Team decided upon a tripod
gait for walking on level ground.
In conclusion, Year-2 learned a great deal
from Year-l's trials and errors. Subsumption
architecture proved useful when applied to
Finite State Machines. The current walking
algorithm is based on the algorithm described
here. The new walking algorithm is broken
down into greater detail in a following section.
3.3 Sensors
Sensor feedback is vital to robot
movement. Without sensor feedback, the
environment around the robot cannot be
measured. The sensor input on each leg
needed to walk includes:
• Is the bottom of the foot making
contact with a surface.
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• What is the position of the leg relative
to the ground.
• What is the position of the leg relative
to the robot.
With this input, the leg position is
determined. The sensors used on robocat
include, a pressure-sensitive foot-down sensor,
limit switches, potentiometers, and optical
encoders.
3.3.1 Foot Down Sensor
In order to know when the bottom of a
foot is making contact with a surface, a
pressure-sensitive sensor is placed on the
bottom of each foot. The foot down sensor
sends information to the HCf 1 of the Beta 2
joint. The signal is in analog form. The
sensor creates variable resistance dependent
on the surface pressure on the sensor. When
the resistance is the least, the foot is down.
When the resistance is high, the foot is not
down. This helps determine when a leg is to
be moved forward or backward as discussed in
the section covering the walking algorithm.
3.3.2 Limit Switches
In order to prohibit the robot from walking
on itself or moving a joint to an extreme angle,
limit switches have been installed on each
joint. The limit switches do what their name
imply, limit the movement of a joint. The
limit switches are positioned so that if one is
triggered, the joint has been extended or
contracted out of the normal range that the
software uses. The instant the switch is
triggered, the hardware prevents the joint from
moving any further in that direction. When
this happens a signal is sent to the HCll
processor that controls the joint via a digital
signal line. The joint can the be moved in the
opposite direction. The limit switch can also
be used as a rude leg position indicator.It is
used as a secondary sensory input for this use.
The limit switch returns a digital signal when
the joint is at its maximum position or
minimum position. When this occurs the joint
is re-calibrated to prevent this from happening
again.
3.3.3 Joint position sensors
Potentiometer
In order to know the current position of a
joint, each joint is equipped with a
potentiometer. The potentiometer is turned by
joint movement. The angle of the joint can be
calculated based on the voltage returned from
the potentiometer. This, unlike the limit
switch, can give exact positions. The three
potentiometers on each leg are used to
determine leg geometry. Each potentiometer
is pre-calibrated to allow calculation of the
joint angle based on the voltage. When the
calibrations are correct, precise measurements
are given. When calibrations are incorrect, a
limit switch may be triggered due to the poor
precision in the measurements. When this
happens, the potentiometer can be re
calibrated by the software on the HC 11. Due
to the limited amount of code space on the
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current HCll's the re-calibration software in
not in use. This will be added once HC1 l's
with a larger code space are installed.
Optical Encoder
Another sensor that can be used to
determine joint position is the optical encoders
that are built into each motor. The encoder
contains some logic and sends 2 bytes of
information to the processor. This
information is the number of pulses counted
by the encoder. Each pulse is a movement of
the motor shaft a constant distance of rotation.
The computation however to calculate the leg
position is more complicated than the
potentiometers. The shaft rotation of the
motor is reduced through gear reduction when
moving a joint. Due to the complexity of the
hardware circuit the optical encoder is not
being used. From current tests, the
potentiometers seem to be adequate as the
source for joint position sensing.
3.4 Communication
3.4.1 General Layout
The control of robocat is divided up
among 19 separate processors. One HC11 on
each joint (18 total) and one higher level
HC16 processor for main control as shown in
figure 2. The HClls are chained together
using the two built in RJ11 jacks on the HC11
boards which are attached to the SPI. Two
chains of nine boards each leave the HC 16.
The Synchronous Serial Peripheral
Interface (SPI) is used to allow
communication between the HC16 and
HC1 Is. It runs at a maximum of 1 Mhz, half
the bus speed of an HCI1, providing a data
transfer rate of 1 Mbit per second. This
bandwidth is more than adequate for the
demands of this project.
Each HCll and HC16 also has an
asynchronous serial communication port (SCI)
which would be adequate for communication.
This port is used to download programs to the
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Communication Diagram
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HC11 processors and to monitor debugging
output. Because of this, it is not suitable for
inter-processor communication.
3.4.2 Implementation Details
The SPI on an HC1 ! must be constantly
monitored by the processor in order to keep up
with the incoming data. The HC16 has more
advanced serial hardware called the Queued
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Serial Peripheral Interface (QSPI) which
allows it to continue executing its program
while communication is taking place; it is then
interrupted at the end of a transmission.
Since the HCll boards lack hardware
support for SPI collision detection, the
communication software must insure that only
one processor is transmitting at a time. This is
accomplished by putting the HC16 in control
of all communication. It has a signal line to a
digital input of each HC 11 which is asserted
when the HC16 is ready to communicate with
that particular HCll. The HCll processors
axe unable to initiate communication; this isn't
a problem because the HC16 communicates
with each HC 11 many times per second.
In SPI communication one processor must
act as the master; its serial clock is used by all
others on the network. Only one master may
be active at a time. On the robot, an HCI 1
never communicates with another HCll,
information which must be passed between
two joint processors is passed through the
HC 16. This makes implementing the
networking software fairly straightforward,
which is necessary due to the limited amount
of code space available on each HC 11.
To communicate, the HCI6 puts data into a
transmit buffer and configures the QSPI to be the
slave. Once the HC16 is ready, it asserts the line
to the proper HC11 and is then free to do other
things. When the HC11 notices that the HCI6
wants to communicate it configures its SPI to be
the master and begins simultaneously shifting bits
in and out if it's SPI. When the last byte of the
data has been received it shuts down the SPI so
that another processor can become master. At the
end of the transmission the HC16 is interrupted by
the QSPI and it retrieves data from its receive
RAM.
3.4.3 Communication Protocol
A packet sent between the two processors
consists of 8 bytes. The first is a
synchronization byte, chosen so as not to
coincide with other bytes in a transmission. If
the first character a processor receives in a
transmission doesn't have the expected value,
then it throws out all bytes until it does receive
the synchronization byte.
Bytes 2-6 of a packet are data. Following
this is the number of the joint processor; this
allows both the HC 11 and HC 16 to notice if a
connection is wrong. The last byte of a packet
is a checksum of the data and processor
number values; this allows bad packets to be
detected and thrown away.
All of the communication is encapsulated
into a send-receive routine for the HC16 and
HC1 Is. The prototype is the same for both:
int sendrec (char* buf, char procnum)
Where buf points to a data buffer and
procnum is the number of the processor for the
HC 16 to talk to, or the number to send for an
HC11. The buffer pointed to by buff will
contain the data to be sent. After a
transmission the data in this buffer is replaced
with the data that was received. Possible
errors from sendrec are: ECHKSUM, for a
checksum error and EWRONGCHIP if the
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processors don't agree on which HCll
being talked to.
is
3.4.4. Problems
Communication is currently unreliable; the
signals must travel through 18 cables and 36
phone jacks in order to reach all of the
processors, and a bad connection can disable
up to nine processors, depending on where in
the chain it occurs. Also, if an HC 11 becomes
wedged while its SPI is in master mode the
entire network is unusable since all further
communication will collide.
3.5 Walking algorithm
The walking algorithm is based on the
subsumption programming style as developed
by Rodney Brooks at the M.I.T. artificial
intelligence laboratory. It is designed in a way
that little communication is needed. Instead of
sending detailed commands from the main
processor to each of the joints a simple trigger
is sent to invoke a behavior. Much of the
behaviors act in a reflex manner.
The walking algorithm is based on the
walking algorithm that was designed during
the first year of the project. The modifications
were nessasary due to changes in the
distribution of control. The original design
had a processor for each leg. The current
design has a processor for each joint. Control
is divided up into 4 distinct parts, 3 on each
leg and 1 high level processor. The leg is
divided up into alpha, betal, and beta2 control
representing each joint. Each of these only
need to take care of the specifics for their own
joint. The higher level processor
communicates with all 18 joint processors and
takes care of coordination of the legs and
passing the pertinent information between the
processors.
3.5.1 Central Control
Central control of the robot is achieved
using a Motorola MC68HC16 processor that
communicates with all 18 joint processors via
a high speed network. The network is
described in detail in another section. This
processor is responsible for coordination of
the six legs during walking. Coordination is
achieved with two behaviors on the HC16:
alpha balance and walk.
Walk
The walk behavior is responsible for
causing the correct legs to step at the right
times. The walking is done as a tripod gait
modeled after six legged insects. With this
gait three legs are on the ground at all times
creating a stable stance. To create this
walking gait the main processor sends a walk
signal to the appropriate beta 1 joint
processors telling the leg to raise. The rest of
the details of walking are taken care of by
lower level behaviors that reside in the
individual joint processors. This will be
described in more detail in the sub sections on
the joints.
Alpha Balance
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The alpha balance behavior is also
nessasary for walking. This behavior has
control over the legs that are not being
controlled by the walk behavior. The angles
of all six alpha joints are summed together.
The angles are defined so that 0 degrees is
when the alpha joint is perpendicular to the
body of the robot. If the sum of the angles is
greater than 0 alpha balance sends a signal for
all joints to move backward, if the sum is less
than 0 a signal is sent for the joints to move
forward. This attempts to keep the body
centered over the legs. Since this behavior has
no control over the legs that are being
controlled by the walk behavior it will move
the three legs that are on the ground backward.
This gives the result of the robot moving
forward. The result is smooth tripod
locomotion.
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• j Alpha position
Alpha pos sensor ___ Desired alpha position
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Alpha position | i
I i Desired alpha position .
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Figure 111.3
Alpha Joint Subsumption
3.5.2 Alpha joint
This alpha joint moves the leg in the
forward and backward directions. This joint is
controlled by two separate behaviors: alpha
balance and alpha advance.
3.5.2.1 Alpha balance
This is the receiving end of the alpha
balance control from the main processor. This
end simply moves the alpha joint to the
specified position.
3.5.2.2 Alpha advance
This behavior is responsible for the
stepping motion of the leg. The alpha advance
is triggered by the foot sensor. When the foot
is no longer on the ground the reflex action is
to move the leg forward. Resulting in a step.
Walk
,
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Figure II1.4
Beta 1 Joint Subsumption
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3.5.3 Betal joint
This joint is responsible for raising and
lowering the leg. Control of this leg is
achieved by two behaviors: leg up and leg
down. Priority is given to the leg up behavior.
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3.5.4 Leg up
This behavior is triggered by the walk
trigger which is a signal sent from the main
processor. When active the leg up behavior
simply raises the leg to a desired walking
hight. This raising of the leg causes the foot
down sensor to come off the ground which in
turn causes the the alpha advance behavior to
become active. The resulting higher level
behavior of these very simple behaviors is a
walking step. When this is done in a well
coordinated manner the tripod gait emerges.
3.5.5 Leg down
This behavior will be active whenever the
leg up is not subsuming it. This behavior
simply keeps the beta 1 joint at an angle so
that the foot is on the ground.
3.5.6 Beta2 joint
The beta 2 joint is responsible for two
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Figure III.5
Beta 2 Joint Subsumption
When the foot is on the ground the
keep perpendicular behavior is active. When
off the ground the keep position behavior is
active. These two behaviors keep the feet
from slipping.
3.5.6.1 Keep Perpendicular
This behavior is triggered by the foot on
ground sensor. When the foot is off of the
ground the Keep Perpendicular behavior
adjusts the angle of the beta 2 joint so that it is
at all times perpendicular to the surface. The
perpendicular angle for beta 2 is calculated as
90- beta 1 angle.
3.5.6.2 Keep Position
This behavior is active whenever it is not
being subsumed by the Keep Perpendicular
behavior. The Keep Position behavior adjusts
the angle of the beta 2 joint so that it keeps the
same position on the ground. This is done
using feedback from the positions of the alpha
and beta 1 joints.
3.5.7 Temporary Modifications
As mentioned earlier there are problems
with the communication network that have not
yet been resolved. Because of this the walking
algorithm as mentioned in the previous section
has not been put into implementation at this
time. Another walking algorithm has been
developed that does not need the
communication network. With this non-
communication walking algorithm it is
possible to test much of the lower level
software (e.g. reading sensors and controlling
actuators) as well as the hardware. The design
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of the non-communication walking algorithm
is fairly simple. The general layout of the
processors is the same, one main control
processor or 'brain' and another processor on
each joint. Only 12 joints are used, the beta 2
joint is kept at a constant angle so no control
is currently needed for it. Each joint processor
is connected by two signal lines to the main
processor. These lines allow for very simple
communication as an on or off signal. One is
used for the brain to invoke a behavior on the
joint and the other is to notify the brain that it
has finished its task. Since only one of the
joints on each leg can be moving at a time
both joints on the leg share the same outgoing
signal line. Only the joint that is currently
moving in that state will respond.
3.5.8 Brain processor
The brain processor checks all the signal
wires coming from the joints and when all
wires are set, it moves on to the next state.
The sequence on the brain consists of the
following:
Signal legs 0, 3, and 4 to raise up.
When 0, 3, and 4 are all the way up, signal
them to move forward.
When 1, 2, and 5 are all the way up, signal
them to move forward.
When 1, 2, and 5 are all forward, signal them
to drop.
When 1, 2, and 5 are all down, signal all legs
to move back half-way.
Go back to step 1
3.5.9 The Legs
The legs consist of a set of nine states.
When the in signal wire is set the leg moves to the
next state. When the joint has completed the
desired task the signal wire to the brain processor
is set. The state cycle consists of the following:
3.5.10 Alpha
State 0: This is a initial state for legs 0, 3,
and 4. This is just to let them hang
until the brain is ready for them to
move.
State 1: This is a dummy state where the
joint does nothing.
State 2: This moves the alpha joint
forward.
When 0, 3, and 4 are all forward, signal them
to drop.
When 0, 3, and 4 are all down, signal all legs
to move back half way.
When all legs are all back, signal 1, 2, 5 to
raise up.
State 3: Dummy
State4: Move alpha joint back half way.
Goto state 6
State 5: Initial state for legs 1, 2, and 5.
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Here the other 3 legs are moving So we
stall for 3 states.
State 6: Dummy
State 7: Dummy
State 8: Dummy
State 9: Move alpha joint back.
Goto state i.
Betal
State 0: Initial state for legs 0, 3, 4.
State 1: Move beta 1 joint up.
State 2: Dummy, Allow the alpha joint to
move forward.
State 3: Move beta I joint down.
State 4: Dummy, allow the alpha joint to
move backward.
Goto state 6.
State 5: Initial state for legs 1, 2, 5.
States 6,7,8 and 9 allow the other three
joints to move.
State 6: Dummy.
State 7: Dummy.
State 8: Dummy.
State 9: Dummy.
Goto state 1.
3.6 Future plans
Most of the current semester has been
dedicated to the implementation of the lower
levels of control. With these details finished
the software group can now focus more
attention on higher level details.
Some of the suggested future plans are:
Solve the problems with the
communication network so that the
walking algorithm that was originally
designed can be used. While it is
possible for the robot to walk without
communication it will not be possible
to add any higher levels of intelligence
until this issue is resolved.
Make the software more robust.
Currently the software does not make
any provisions for any problems that
may occur during walking. This
includes providing a way for the
software to recover in the event that
the sensors do not return proper values.
• Addition of more sensors to allow
higher level behaviors.
o Addition of a current sensor on
each joint that could be used to
stop the motor if the joint
becomes stuck due to hitting an
obstacle or mechanical failure.
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2. Addition of sonar or other
range sensing device to detect
large obstacles in the path.
• Create new behaviors to add the ability
to walk over uneven terrain and
eventually climb stairs.
41
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APPENDIX I.A
Mechanics Parts Drawings
Part Name
Chassis
Chassis Angle
Chassis Braces
Chassis Cover
Chassis Bends
Lower Mount
Alpha Face Plate
Alpha Axle
Alpha
Alpha Upper Mount
Alpha Sensor Mount
Betal Face Plate
Betal Axle
Bat Yoke
Betal Coupling
Threaded Shaft
Screw Collar
Betal Lever
Threaded Shaft
Beta2 Face Plate
Beta2 Axle
Beta2 Mount
Leg Lengths
Disk Interrupter
Beta Sensor Mount
Beta Joint
Description Part #
aluminum channel tube 6" x 6" x 36" ME-CH-01.DWG
angle aluminum lip on open edges of chassis
tie rods used to secure open side of chassis (top)
plexiglass covering for top of chassis
preliminary bending layout
motor face plate attaching to inside chassis wall
axle that alpha joint rotates about
lower alpha hinge on chassis side
upper alpha hinge on chassis side
mount used to hold pot and limit switches
motor face plate that fits into bat yoke
joint axle
upper beta yoke attached to alpha axle
coupling for betal motor to screw drive
screw drive threaded shaft
screw drive pivot collar
drive lever attached to betal leg
screw drive threaded shaft
motor face plate
joint axle
mount attaching face plate to leg
materials and leg length drawings
photo disk interruptor mounted on joint axles
mount for pot. & photo switch for Beta joints
joint of rotation on Beta joints
ME-CH-02.DWG
ME-CH-03.DWG
ME-CH-04.DWG
ME-CH-05.DWG
ME-J 1-01.DWG
ME-J 1-02. DWG
ME-J 1-03. DWG
ME-J1-04.DWG
ME-J1-05.DWG
ME-J2-0 I.DWG
ME-J2-02.DWG
ME-J2-03.DWG
ME-J2-04.DWG
ME-J2-05.DWG
ME-J2-06.DWG
ME-J2-07.DWG
ME-J2-08.DWG
ME-J3-0 I.DWG
ME-J3-02.DWG
ME-J3-03.DWG
ME-LG-LL.DWG
ME-LG-DI.DWG
ME-LG-SM.DWG
ME-LG-BJ.DWG
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APPENDIX I.B
Mechanical Failure Analysis
Description of Part Analyzed
Alpha Lower Joint Mount
Part Number
ME-J1-03.DWG
Beta 1 Face Plate ME-J2-01.DWG
Beta 1 Motor mount (Bat Yoke) ME-J2-03.DWG
Beta 1 Lever Arm ME-J2-07.DWG
I.B-I
Alpha LoUver Mount
(Part drawing ME-J1-03)
Anticipated ways of failure:
1) Tension across shaft hole
2) Shear of Bolt
Definitions
A = cross sectional area
S = Shear modulas
N = Safety factor
F = Force
FM = Maximum force
A safety factor "N" of 6 was used.
All forces are in Pound-force.
1) Tension across shaft hole.( Material - AI 6061-T6)
SU = 40 Ksi
F = (A • Su)/N
FM = 4357.05
2) Shear of Bolt..( Material - Steel C 1020)
SUS = 50 Ksi
F = (4-AoSus)/N
FM = 2025.85
I.B-2
BETA 1 FACE PLATE
(Part drawing ME-J2-01)
Anticipated ways of failure:
I) Tension across pin hole
2) Shear of Bolt
Definitions
A = cross sectional area
S = Shear modulas
N = Safety factor
F = Force
FM = Maximum force
A safety factor "N" of 6 was used.
All forces are in Pound-force.
1) Tension across pin hole.( Material - A1 6061-T6)
SU = 40 Ksi
F = (A • Su)/N
FM =2343.75
2) Shear of bolt. ( Material - AI 6061-T6)
SU = 40 Ksi
F = (4°A°Su)/N
FM = 4797.7
I.B-3
BAT YOKE
(Part drawing ME-J2-03)
Anticipated ways of failure:
1) Tension across pin hole
2) Shear across Mid-plate
3) Tension across shaft hole
Definitions
A = cross sectional area
S = Shear modulas
N = Safety factor
F = Force
FM = Maximum force
A safety factor "N" of 6 was used.
All forces are in Pound-force.
1) Tension across pin hole.( Material - AI 6061-T6)
SU = 40 Ksi
F = (A • Su)/N
FM =1642.5
2) Shear across mid-plate. ( Material - A1 606 l-T6)
SU = 40 Ksi
F = (2oAoSu)/N
FM = 7500
3) Tension across shaft hole. ( Material - AI 606 l-T6)
SU = 40 Ksi
F = (A-Su)/N
FM = 3313.4
I.B-4
LEVER ARM
(Part drawing ME-J2-07)
Anticipated ways of failure:
1) Tension across shaft hole
2) Shear of Bolt
3) Shear of Tabs
Definitions
A = cross sectional area
S = Shear modulas
N = Safety factor
F = Force
FM = Maximum force
A safety factor "N" of 6 was used.
All forces are in Pound-force.
1) Tension across shaft hole.( Material - AI 606 l-T6)
SU = 40 Ksi
F = (A • Su)/N
FM = 1016.025
2) Shear of Bolt..( Material -Steel C1020)
SUS = 50 Ksi
F = (2,A-Sus)/N
FM = 528
3) Shear of Tabs.( Material -AI 6061-T6)
S U = 40 Ksi
F = (2oA,Su)/N
FM = 625
I.B-5
APPENDIX II.A
Pin Outs
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APPENDIX II.B
Optical Interrupter Data. Sheets
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APPENDIX II.C
Optical Encoder Data Sheets
II.C- 1
H WLETTPACKAF_D
Quick Assembly
Two and Three Channel
Optical Encoders
Technical Data
HEDS-5500/5540
HEDS-5600/5640
t ".
I
Features
o Two Channel Quadrature
Output with Optional
Index Pulse
• Quick and Easy As_<embly
• No Signal Adjustment
Required
• External NIounting Ears
Available
• Low Cost
• Resolutions Up to 512
Counts Per Revolution
• Small Size
• -40°C to 100°C Operating
Temperature
• TTL Compatible
• Single 5 V Supply
Description
The HEDS-5500/5540 and 5600/
5640 are high performance, low
cost, two and three channel
optical incremental encoders.
These encoders emphasize high
reliability, high resolution, and
easy assembly.
Each encoder contains a lensed
LED source, an integrated
circuit with detectors and output
circuitry, and a ccde,,vheel
•.:.hi:'.-, rotates be:.veen the
en:'::er an.i dete:tor IC. The
cut7uts of the HEDS-5500 and
5660 are two s%uare waves in
quadrature, lq.ne HEDS-5fi40
and 5640 also have a third
channel index output in
addition to the two channel
quadrature. This index output
is a 90 electrical degree, high
true index pulse which is
generated once for each full
rotation of the codewheel.
These encoders may be quickly
and easily mounted to a motor.
For larger diameter motors, the
HEDS-5600/5640 feature
external mounting ears.
The quadrature signals and the
index pulse are accessed
through five 0.025 inch square
pins 16cated on 0.1 inch centers.
Standard resolutions between
96 and 512 counts per revolu-
tion are presently available.
Consult local Hewlett-Packard
sales representatives for other
resolutions.
f- ,. :."----=/
:.*-':- 2"
Applications
The HEDS-5500, 5540, 5600,
and 5840 providemotion
detection at a low cost,making
them ideal for high volume
applications. Typical applica-
tions include printers, plotters,
tape drives, positioning tables,
and automatic handlers.
ESD W._JtN-LNG; NOPd, I_,L bL_'DLE','G PRECAUTIONS SIIOULD BE T._LEN TO AVOID STATIC DISCI-L-kP, GE.
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Package Dimensions
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L
SQ L-.:-7.: 2',.
HEDS-5600/5640
- 521:2 05)
'\ 2S 7(1 011 MAX I_
41111621 1 ._ .+;. \ \ 11
]/i_+o_l = IJJ > I
/ ..... 1
'_<CI MIN
2 74 (0.108101A ;-CLES ON
23 0 (0 9061RAO 90LT CIRCLE
300 (%.181_
_8.3 (072)
MAX
3.0 i0.121 t
+
I
2.13
IO 08_}
0 64 I0 025) SO
LE,_OS ON 254 [0 100)
CENTERS TYP.
1
,--_P:CAL
i POSITION
" : - :-L : '+Z',S C',S :', ',' ...'ZE'E : S ',-'-_.='_
">;ore: For :he HEDS.5G00, P;n =2 is a _'o Connect. For the HEDS-5£_40, Pin ,2 is CH. I. "he index output.
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[Theory of Operation
The HEDS-5500, 5540, 5600,
and 5640 translate the rotary
motion ofa shaftintoeithera
two- or a three-channeldistal
output.
As seen in the block diagram,
these encoders contain a single
Light Emitting Diode (LED) as
itslightsource.The lightis
collimated into a parallel beam
by means of a single polycarbon-
ate lens located directly over the
LED. Opposite the emitter is
the integrated detector circuit.
This IC con__ists cf mult!2,'.e sets
_, V,,c_o._._.or-- and the _g-._al
processing circuitry necessary to
produce the di_tai wa'.'e-=rn:s.
The codewheel rotates between
the emitter and detector, causing
the light beam to be interrupted
by the pattern of spaces and
bars on the codewheel. The
photodiodes which detect these
interruptions are arranged in a
pattern that corresponds to the
radius and design of the
codewheel. These detectors are
also spaced such that a light
period on one pair of detectors
corresponds to a dark period on
the adjacent pair of detectors.
The photodiode outputs are
then fed through the signal
processing circuitry resulting in
A, A, B and B (also I and I in
the HEDS-5540 and 5640).
Comparators receh'e these
signals and produce the final
outputs for channels A and B.
Due to this integrated phasing
technique, the digital output of
channel A is in quadrature with
that of channel B (90 degrees
out of phase).
Block Diagram
[ ,Es,s.-,].,.r--].,,[
' 'ii
I "l r_- I I PHOTO-
', I -=
I I ,ol
I
, =- 1
I :----
....
]%'_C
,?
I
I
COMP-" ,=:.TORS I
A I
U'.D£X l
PROC ESSd'.,'G
S_ ClFICUaT_Y
PXCC E $$_"_G
C':C. "_.Y
_'!. L_ ....
£',_TT_-_ .':2-?2", CODE :-ZT-ZC-2_ S_C71C.'¢
V,HE EL
",CT= C;7_L -:" FO_ C w. : ;S C',?:' '4_ZS-='=.-'2 A_D 5£_OT_EE CHL%'_;F.LE',0$2
I
I
I
ICND
:O
J
E-"S
In the HEES-5540 and 5640,
the output =fthe comparator for
I and Iis sent tothe index
processing circuitry along with
the outputs of channels A and
B. The final output of channel I
is an index pulse Po which is
generated once for each full
rotation of the codewheel. This
output Po is a one statewidth
(nominally 90 electrical
degrees), high true index pulse
which is coincident with the low
states of channels A and B.
Position Error ( A®): The
normalized an_lar difference
between the actual shaft
position and the position
indicated by the encoder cycle
count.
Cycle Error (AC): An indication
of cycle uniformity. The differ-
ence between an obser-,'ed shaft
angle which gives rise to one
electrical cycle, and the nominal
angular increment of :I./N of a
revolution.
Definitions
Count (N): The number of bar
and window pairs or counts per
revolution (CPR) of the
codewh eel.
One Cycle (C): 360 electrical
degrees (°e), 1 bar and window
pair.
One Shaft Rotation: 360
mechanical degrees, N cycles.
Pulse Width (P): The number of
electrical degrees that an output
is high during 1 cycle. This
value is nominally 180°e or 1./2
cycle.
Pulse Width Error ( AP): The
deviation, in electrical degrees,
of the pulse width from its ideal
value of 180%.
Slate Width (S): The number of
electrical degrees between a
transition in the output of
channel A and the neighgoring
transkion in the output of
channel B. There are 4 states
per cycle, each nominally 90%.
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State W[dt4 Error (AS.): The
deviation, in electrical degrees,
of each state width from its
ideal value of 90°e.
Phase (0): The number of
electrical deg-rees between the
center of:he high state of
channel A and the center of the
high statecfchannel B.This
value isnominally90°e for
quadrature output.
Phase Error (A¢): 'The deviation
of the phase from its ideal value
ofg0"e.
Direction c/ Ro_ation: \\-b.,en the
ccdewheet :otates in the
counterc'.cc'::wise direction (r..s
_dewed from the encoder end of
the motor),channel A.willlead
channel B.Ifthecodewheel
rotates in the clock_dse
direction, channel B _ill lead
channel ,__
Index Pulse Width (Pc,): The
number of electrical deg-rees
that an index output is high
during one full shaft rotation.
This value is nominally 90°e or
1/4 cycle.
Absolute _aximum Ratings
Storage Temperature, T s .............................................. -40_C to 100:C
Operating Temperature, T A.......................................... -40_0 to 100°C
Supply Voltage, Vcc .......................................................... -0.5 V to 7 V
Output Voltage, Vo ........................................................... -0.5 V to Vcc
Output Current per Channel, Iol:T ............................. -1.0 mA to 5 mA
Vibration .................................................................. 20 g, 5 to i000 Hz
ShaFt A_xial Play ................................................. ±0.25 mm (=0.010 in.)
Shaft Eccentricity Plus Radial Play. ............... 0.1 mm (0.004 in.) TIR
Velocity .............................................................................. 30,000 RPM
Acceleration ................................................................. 250,000 ra&%ec 2
Output Waveforms
--2av
-- 04 V
CH I
ROTATION
C
Recommended Operating Conditions
Parameter
Temperature
Supply Voltage
Symbol
m A
Vcc
I
Load Capacitance Cu I
f
4.5 5.0
Max.
100
5.5
Units
_C
Volts
Notes
Ripple < i00 rnV
i00 pF 2.7k-Q pull-up
i00 kHzCount Frequency Velocity (rpm) x N/60
Shaft Perpendicularity I +0.25 mm 6.9 mm (0.27 in.) from
Plus Axial Play (+0.010) (in.) mounting surface
mm (in.)
TIR
0.04
1(0.0015)
Shaft Eccentricity Plus
Radial Play
6.9 mm (0.27 in.) from
mounting surface
.Note:" -r_,,e m:/u:c p<.rfcrmance is gzarnr.tc:'J :o -?O k._z bu_ can oT.:-atc at higher fre:- encics.. 2.7 ,..c_....p-U-up resbt: :__
rc-zuired :- _:--DS-5540 ar.i 5640.
(
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Encoddng Characteristics
Encoding Characteristics over Recommended Operating Range and Recommended Mounting To':e:ances
unless c:herwise specified. Values are for the worst error over the full rotation.
Part No.
HEDS.5500
HEDS-5600
(Two Channel)
HEDS.5540
HED$.5640
(Three
Cha==-l)
Description
Pulse Width Error
Lo_c State Width Error
Phase Error
Position Error
Cycle Error
PulseWidth Error
Lo_c State Width Error
Phase Error
PositionError
Cycle Error
Index Pu]__e \Vidth
8}'122.
AP
AS
a4
,5(9
±C
±P
aS
L6
_,®
_'C
,--%
Min. Typ.*
7
5
2
10
3
5
5
:3
9(3
i'_._a x.
45
45
20
40
5._.
35
35
i5
40
5.5
125oo
CH. Iriseafter -2.5:Cto+ic'..0:C :. I0 !00 250 :-s
' __" : - -300 100 2.50 - ._CH. A or CH. B fall -'0:C to _-_,J0 C
CH. I fail after -25:C to +100:C t_ 70 150 300 r.s
• CH. BorCH. Arise -40¢Cto+i00¢C to 70 150 i000 ::s
.Note: See .Mechardcal Characteristic-s for moun_ing tolerances.
Units
Ce
:e
_e
rain. cf arc
e e
rain. :fare
:=-
L
Electrical Characteris tics
Electrical Characteristics over Recommended Operating Range.
Part No. Parameter Sym.
HEDS-5500
HEDS-5600
HEDS-5540
HEDS-5640
Supply Current
High Level Output Voltage
Low Level Output Voltage
Rise Time
Fall Time
Supply Current
High Level Output Voltage
Low Level Output Voltage
I Rise Time
I Fall Time
*Typical values specified at Vcc = 5.0 V and 25=C.
Icc
Vou
Vou
t
tr
Ice
VolI
Vo,.
5Iin.
2.4
30
2.4
Typ. *
17
200
50
57
180
4O
Max.
40
0.4
85
0.4
Units
mA
V
V
ns
ns
mA
V
V
ns
ns
Notes
Iol_ = -40 p_4. max.
Iot" = 3.2 mA
C L = 25 pF
RL = iik.q pull-up
IoH= -200 ._,,& max.
IoL = 3.86 mA
CL = 25 pF
RL = 2.7k_ gull-up
j
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_Iechanical Characteristics
Tolerance t_]
Paxameter Symbol Dimension H:EDS-5X00 H:EDS-5X40 Units
Codewheel Fits 2 3 4 +0.000 +0.000 mm
These Standard 5 6 8 -0.015 -0.015
Shaft 5/32 L'S +0.0000 +0.0000 in
Diameters 3/16 114 -0.0007 -0.0007
.AiomentofInertia J 0.6(80 x i0-) g-cm2(oz-in-s:)
Required Shaft" 14.0(0.55) f0.5 ±0.5 mm
Length:2] (-0.02) (+0.02) (in.)
BoltCircJe[3] 2 screw 19.05 i0.13 ±0.13 mm
moun ti ng (0.75 O) (20.005) " (-0.005) (i n. )
3 screw 20.90 20.13 _+0.13 mm
mounting (0.823) (±0.005) (+0.005) (in.)
ext. mtg. 46.0 _-O13 _ 20.13 mm
-- ' i
ears (1.811) (:0.005) (±0.00.5) (in.)
),[ountingS_:-e-,," '2screw
Size :.} mounting 31 2.5or (2-56) mm (in)
3 screw
." ". l'" ]-iln] kl,l.]mounting :_[1.6 or ,,'_-_,_:
ext mtg I I [
ears ] 3[2.50r(2-56) ! i mm({n.)
0.33 (0.130)
(2-56)
Encoder Base
PlateThickness
Hub Set Screw
mm ([n.)
(in.)
qotes:
1. These are tolerances required of the user.
2. The t-I_DS-55X5 and 56X5 provide an 8.9 n'_m (0.35 inch) _a..-.eter hole through the housing for lcnger meter _hafts. See
Ordering Lnformation.
3. The I-[EDS.55-;0and 5640 must be aligned using the aligning pL'_sas specified in Figure 3, or using the alignment tooi as
¢.hcwnin "Encoder Mounting and Assembly'. See also "5.fountLng Considerations."
4. The recommended mounting screw torque for 2 screw and external ear mounting is 1.0 kg-cm (0.88 in-lbs). The recommended
mounting screw toquefor 3 screw mounting is 0.50 kg<m (0.43 in-lbs).
t
Electrical Interface
To insure reliable encoding
performance, the HEDS-5540
and 5640 three channel
encoders require 2.7 kQ (+10%)
pull-up resistors on outputpins
2, 3, and 5 (Channels I, A, and
B) as shown in Figure 1. These
• 5 V
pull-up resistors should be
located as close to the encoder
as possible (',±thin 4 feet). Each
of the three encoder outputs can
drive a single TTL load in this
configuration.
The HEDS-5500 and 5600 two
channel encoders do not
0 t_',A':ik ik R R R
v " [ i Cx B
:.
,o oo
Fig-u.re I. Pull-up Resi_or_ on H'EDS-SX40 Encoder Outputs.
__.> TO OCT_br _.OGIC
normally require pull-up
resistors. However, pull-up
resistors on output pins 3 and 5
(Channels A and B) are
recommended to improve rise
times.
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B[ounting
Considerations
The HEDS-5540 and 5640 three
channel encoders must be
aligned using the aligning pins
as specified in Figure :3, or using
the HEDS-8910 Alignment Tool
as shown in Encoder ._,[ounting
and Assembly.
The use of aligning pins or
alignment tool is recommended
but not required to mount the
HED8-5500 and 5800. If these
two chap.nel encoders are
attached to a motor with the
screw sizes and mounting
tolerances specified in the
mechanicM characteristics
section without any additional
mounting bosses, the encoder
output errors will be within the
maxin_um.s si:ecified in the
encoding characteristics section.
The HEDS-5500 and 5540 can
be mounted to a motor using
either the two screw cr three
screw mounting option as
shown in Figure 2.The optional
aligning pins shown in Figure 3
can be used with either mount-
ing option.
The HEDS-5600 and 5640 have
external mounting ears which
may be used ,"or mounting to
larger motor base plates. Figure
4 shows the necessary mounting
holes with optional aligning
pins and motor boss.
3 SCREW MOUNTI,NG
t/,1.6 (0-B0 UNF-2BI
3 PLCSoE_UALLY SP._CED
ON 20._0 _0.E_3_ Ol&.
EOLT C:=CLE
i
_ /_zOVCr_ g-:,;T CEN-:R
2 SCREW MOUNTING _ _
M2.5 t2-56 UNC-2B)
2 PLC$-EQUALLY
SPACED ON
19.05 (0.750| DIA.
BOLT CIRCLE
f_t A I ° o.=_,oo,olI
Figure 2.,X,[ounting Holes.
VOTCR BC.¢S ','OTOR S_._FT
P:.:T "gO. ' DIAMETE=, ' ;'.=:GNT i CENTER _.=-';T L.-'_,:GTH
i ' -_- _<:: ','::_a'. C,_L
0437. C-'._I_, 2"0) i _ " '." R CH-':/CTE:,;STICS
H- 2 E .: 5.:' 2 _'; 13.:" 'J I 25 _, Z:_ 2 ,
---- 2..'3S 3 .'37: I '2 'C)_ VaX -_%.. "_ -'---'-----'--_
_,S:O :3}X:.5= : ..... '_:E=( / \, O/ X >'_
P_No. i O'AM_E,_I.E,_.T I" _'_!----'T'; I
.E  .oo 2...2.. I0-- I I
{o.0s4/o.os211Io.o3o }
HEDS-5540 2.,412.41 0.76 _'l _"--_ [__aB, ,'0.3.401 ]
[ im-O'B/O.OBSJI(O.OaO)J
o.asioo_o!x t
4S* CHAMFER ] I --
2 pLACES -- = ] 17.27 tO ._Oj I
:.-_,' A i 6 0.1S lO _06]]
Figure 3. Optional 5[ounting Mds.
M2.512-56 UNC.2B)
2 PLCS EQUALLY
SPACED ON
46.0 (1 .B111 DIA
BOLT CIRCLE
;+1AI oo2s,oo,o,I
r
12 01 (0 473)
OPTIONAL ALIGNING PINS
{ PARTNO. I DIAMETER 'I HEIGHT
HEOS-5.¢00 2,39, 2.34 I 0,76
_(0.054,0052)_ (0.030)
_ HEOS--rB40 2.44,241 JI :,oo. oo.,. ,°o7o,
\
, ONAL MOTOR BOSS
I L; ' PAAT NO. [ DIAMETER " HEIGHT ',
_ _o, _o 94 i 2.s I864 0.340l _ I iHE2S'EBO0',O_37 0431: _0.10) I
_,,',;£NSI0%S IN' h'_M ;INCHES)
0.25 {o010) X
45 = CHAMFER
2 PLACE 5
tefA °o_s_o.oo_11
17 27 :O C_.'2_ '_ ' _lE_-'_ ¢-E40 11 "3 '1 10
: 3 4.':.._ O 437 3 ;C: 3 -" : "=- : 2:2'
Fi,-"ure 4. Mounting with Ex'lez'nal Ears.
Encoder Mounting and Assembly
u
!. For _EDS.5500 and 5600: .Mount encoder base plate
onto motor. Tighten screw's. Co on to step 2.
!a. For H_DS-bS40 and 5640: Slip alignment tool onto
motor shaft. With s/i_nm=ent tool in.place, mount
encoder hasep]ate onto ]motor as shown above. Tighten
screws. Remove nHEnment tool.
HUB
WRENCH
3a. Push the hex wrench into the body of the encoder
to ensure that it is properly seated into the code wheel
hub set screws. Then apply a downward force on the
end of the hex _-rench. This sets the code wheel gap by
Ievering the code wheel hub to its upper position.
Sb. \Vhile continu,:ng to apply a clown'.v:." d force, rotate
the hex _Tench in the clockwise dLrection until the hub
set screw is tight against the motor sh.'tft. The hub set
screw attaches the code "wheel to the motor's shaft.
3c. Remove the hex _'rench by pulling it straight out of
_he encodcr body.
___
s',_s _I _,ii
,:CC_E " ;
F,ASE :'LATE I //
C2
£'.CODER
/_ooY
i
U
2. Snap encoder body onto base plate locking _[ 4
snaps.
r-.SlOE SLOT
: CE_,TER EC;EW._I',ER SLOT
i EXCOC'Ea C-P
I I S:CE SLOT
I I
I
I
• d
I
VVVVu
C_'.EDGT P3- 7-'; T'AO DOT POSIT:ON
4. Use the center screwdriver slot, or either of the two
side slots, to rotate the encoder cap dot clockwise from
the one dot posldon to the two dot position- Do not
rotate the encoder cap counterclockwise beyond the
one dot position.
"Iq-e c;'.cc,_,_r [s .'ccc_y for use_
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Connectors
Manufacturer Part Number
ASIP I03686-4
640442-5
Berg 65039-032 with
4825X-000 term.
HP HEDS-8902 (2 ch.)
with 4-wire leads
HEDS-8903 (3 ch.)
_v]th 5-wire leads
.Mole× 2695 series ',vich
2759 series term.
_-'30 ; ":'2::'5: !-2_ m -_ _: : -: :2}
v I
!
I
I
5 0 3 2CI
b
__ i
7 " -00/ -0.3 (028 • 0 00/-3 011
,==
DIMENSIONS IN M.M _;,_;CHES]
Figure 5. KEDS-8902 and 8903 Connectors.
S :2 : _ :.:]
:, _EDS-.,so_i_E---_--ss_-PIN NUMBER | PARAMETER COLCRS COLORS
1 !I GROUND B L,.%C K
&
2 i CH. I N/A*
3 CH. A WHITE
4 V¢¢ RED
5 I, CH. B 8RO_,_N
'THIS WIRE IS NOT ON HEDS.8902.
Typical Interfaces
HEDS-BSXX
OR
HEDS.56XX
HP
HCTL-2016/2020
QUADRATURE
DECODER,'
COUNTER
HOST
PROCESSOR
HEDS.S6XX
HP
HCTL-11OO
MOTION
CONTROL IC
HOST
PROCESSOR
II.C-IO
Ordering Information
[ f
31ou nting' "I%'pe
5 - S_ndard
6 - External
:.Count',",:.Ears
I-EEDS-5
I--
Through HoleOutputs
0 - 2 Channel
4 - 3 Channel
0- .\,°one
5 • 8.9 mm (0.35 in.)
[///7] HEVVLETTPACKARD
Resoluiion (Cycle_,_cv)
(HEDS-SSOX, 56C'X 2 Channel)
K • 96 CFR G - 350 CFR
C - I00 CPR H - 4-00 CPR
D - 192 CPR A - :500 CPR
E- 290 CPR 1-512CPR
F - 256 CPR
(HEDS-85-tX, 564X 3 Channel)
F - 256 CPR
G - 360 CPR
A- 500 CPR
l - 512 CPR
Shaft Diametcr
Ol - 2 mm
02 - 3 m:n
02 - : £ {n.
04 - 5,e32 in.
05 - 3'!6 in.
06 - !f4 in.
11 - 4 mm
14 - 5 rr..m
12 - 6 rr,.m
13 - 8 mm
¢
f
I-_DS-S910 o{--g--] Aligmment Tool
lSfEDS-55XX/S6:_-X Option 000 Encoder Evaluation tiit
HEDS-8910 0N Alignment Tool included with HEDS-554X/564X three channel encoders
(please specify resolution and shaft diameter when ordering)
For more informa:ian call:
United States: 1-800-752-0900"
Or write:
Hewle'.t.Packard Components
Customer Information Center
Building 49 AV
19310 Pruneridge Avenue
Cupertino, CalLforma 95014
Canada: (416) 678-9430 °
Europe: (49) 703L:14-0"
Far East: (65) 271-9444"
Japan: (51) 03-331-8111"
Elsewhere in the worM: (415) 857-5027*
"Or call )'our local I-_ sales oil]co listed
in ),our telephone directory. Ask fora
Compcr.eats re proscn'.a:!ve.
Ob._ c'.c'.- _ 5.954-8-2-
Data Suh/c.ct to Change
CopyrighL _ 1990 Hewlc't-Packard Co.
Printed in U.S.A. 5952.2472 (6/90)
<
II.C-ll
APPENDIX II.D
HP2016 Integrated Circuit Data Sheets
H.D-I
HEWLETTPACKARD
QUADRATURE DECODER/
COUNTER INTERFACE IC
HCTL-2000
HCTL-2016
HCTL-2020
Features
• INTERFACES ENCODER TO MICROPROCESSOR
• 14 MHz CLOCK OPERATION '
• FULL 4X DECODE
• HIGH NOISE IMMUNITY:
SCHMI'I-F TRIGGER INPUTS
DIGITAL NOISE FILTER
• 12 OR 16-BIT BINARY UP/DOV/N COUNTER
• LATCHED OUTPUTS .
• 8-BIT TRISTATE INTERFACE
• 8, 12, OR I_-BITOPERATING MODES
, QUADRATURE CECCDER OUTPUTSIGNAL_,
URSOWNAND COUNT
• CASCADE OUTFUT SIGNALS, UP'DO\','," .-' ',D
COUNT
• SUBSTANTIALLY REDUCED SYSTEM
SOFTWARE
Description
The HCTL-2OCX], 2016, 2020 are CMOS lOs that _.e,"form
the quadrature decoder, counter, and bus interlace fu- :,.ion.
The HCTL-2OXX family is designed 1o improve system per-
formance in digital closed loop motion control syste--s ar'd
digital data input systems. It does this by shifting time it, ten-
save quadrature dec:odor functions to a cost effective hard-
ware solution. The entire HCTL-2OXX family consists cf a Zx
quadrature decoder, a binary up/down state counter, ar',d an
8-bit bus interlace. The use of Schmitt-triggered CMOS
inputs and input noise fillers allows reliable operation in
noisy environments. . The HCTL-20OO contains a 12-bit
counter. The HCTL-2016 and 2020 contain a 16-bit csunter.
The HCTL-2020 also cont.=.ins quadrature decoder output
signals and cascade signals for use with many sta-.dard
courtier iCs. The HCTL-2OXX family provides LSTTL com-
pa'.ible irA-state output buffers. Operation is specific: f.3r a
temperature range from -40 to -85"-C at clock frequencies
up to 14 MHz.
Devices
_CTL-_:XX
DIGITAL MOTION ENCODING
CH- 7
PINOUT A
¢=r
4
• : _ _ .-r- :'.-:-s
C._-[" g ;;_ .t,i"'_S [-- _0 1; D7
PINOUT B
z nniicarinns -. " •
• INTERFACE QUADRATURE INCREMENTAL
ENCODERS TO MICROPROCESSORS
• INTERFACE DIGITAL POTENT]OMETERS TO
DIGITAL DATA INPUT BUSES ...: •
Table of. Contents .....
PACKAGE Dit,,',ENSIONS ............... .............. 2
OPERATING CHARACTERISTICS ................... 2
FUNCTIONAL PIN DESCRIPTIONS ' 3
SWITCHING CHARACTERISTICS .. .................. 4
OPERATION ...................... '................ 6
INTERFACING
• GENERAL INTERFACING ........................ 11
• MOTOROLA ESZ'2 8, 24-EIT CASCADE ............ ;2
• INTELdT48 " t5
ESO WARN'ING: Sta.",da:d CMCS handlln,.] preca'-']cr, s s:",ou;d _e
obser',ed v,.i'.h the HCTL-2C.XX _z.-.,2yICs.
[ Pad Number Description Package Dra'wi._gHCTL-2000 12-bit c un:er. 14 L',Hz clock c._-'er=: -m A
t PCTL-_;':'5 =.;1 f-a:u,es o_ :r:e _2 TLI2S..C,D. 16-- " : :_-'÷r. A
I __.o_:r ou12-1 s;q',_.:s. Cascace cu:D-I B
HCTL-2020 All features o[ the _CTL-2016. O',.=:'-=ture "-_ """
si;r._.!s.
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I
package Dimensions
._ t.--t r-_ _, r--! r,_ r--t ,-?I6.35 : C.25(0..250 : 0C'2!
t
/i--47 2 1 ,-0-: O. IO]90 : 00"01
PIN I _ r0260 : O.o',:J_
330:0.25
.........." _ z'__r_j_ff I_{°;3°:°c:°) ._J4
o, _I il I !0+,:;,,_-_.1 z,:._', 5
°": . -- _-- ' e.=_o--.o_, , I/
? " c.,6 : o.._s--J_--- _ 9.:_ +:.1+o; rl .___ mi!1
I MAX _.,..,....
: :.i (o.c:s:0.o:21 '1-:74 ,_;_0-.'clo::iI-.*_- 025 - 005 -''_"
! 2,$4 [C.':9") T'_P
...... ' O;l't_e_,;O,"ll lit _,_ rtif:,e"ttt_ {_m:P+t_,)
: ,• PACK_-GE A LE,&3 FINISH: SOLDER DIPFEO
PACKAGE A ' :
OPerating Characteristics
Table I: ......... "-:im',.m Rat!_s (A!! _-..... )o VS='.,*,;;,,,_,_ ,,._ '.: t--'_e__ .= ,_.v a'e re ererc_c
Parameter Symbol Limits
VDD
• 635 : 0;'5 _ ."
{0,.250 : 00;01
,-.+- .-.j
_7 ?F..2 : + :S ' ,
3 3_ : :-.:5 I
i
• " • {0.130 : :.0:0)
UUUUUUlJU-f J
{_.C_$:.O.0L'3] ' '_'t._ • I ;'_
" " c , _3""' J ' "
• _ .... h',T:" " " 0.25 ". C:5 ._._.m r _-
2._ (0._OOl ,-'_P .... it'+c:0 : ,I.:,::]
F,:.CK,_GE S LEAD Fh%'lC-,,_: SOLDER D•_=ED
%., .... . ,
PACKAGE B'
: . - - [
Units
DC Supply Voltage -0.3 to -.-5.5 V "
Input Voltage V_N I -0.3 to VOD--0.3 V
i Storage Temperature "Is I -40 1o *125 -'C
- Operating Temperature T_hl I -40 lo +85 "C
Table 2. Recommended Operating Conditions
Parameter I Symbol t Limits I Units
DC Supply Voltage I VoD 1 .. +4.5 to -,5.5 t V
" i ".." L;._ -..,'
Ambient Temperah,re } TAI_} I -40 to -85 I °C
Table 3. DC Characteristics VDD = 5 V 4- 50];_; TA = -40 'tO 85_0 .,
Symbol Parameter Condition• _ .'.
t
V}Lt21
VIH121
+ VT -
VH
IiN
VOH[21
'70L[21
Low-Level Input Voltage
High-Level Input Voltage
Schmitt-Trigger Positive-Going
Threshold
Schmitt-Trigger Negative-Going
Threshold
Schmitt-Trigger Hysteresis
Input Current
H;Gh-Le,el.G.;tput Voltage . .: .
Low-Level OCtput Voltage
• ,... . . /..
VIN = VSS or VDD '" : ":
•': Ioz HigmZ Output Leakage Current Vo = Vss or VoD ....
led Quiescent S-,pply Current
CtN Input Capacitance
Cou T- Output Capac;tance
' Min, I Typ.
3.5
! 3.5
I 0 1,5 "
1.0 i 2.0
-i0 I 1
!OH -1.6 mA .... 2.4 4.5IOL=-4.8mA - 0.2
-10 " 1
,sor+ ,o t i'Any Inputl3] ....... .Any Outputla} ..............
I,_,ax.I Unit
1 1.5 I V
! V
-4.o I V
I'+ '" , V
V
-10 _A
V
.0.4. V
-I0 ;..:A
5 _A
s i":.-I pF
5 I pF
Nc_es:
1. Free ,:-;r ' -
2. In g_.+.,=.,,rwt,for'any ""-u =-_-'.,.een:he allov..ablelin-..i:s(-4.5 V Io -S.'SV). _.i,.: "O 3"V3"3 and ,.t._:"0.'?V-3; '.vpical,.a,+esa'e
VOp'( = "1-.,3 " CI S V _ IC, _ : -4 o #A and VOL : V_S - O 2 V @ IOL : 1•6 mA.
,. 3. Including package ca;acKance.
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LFunctional Pin Description
"able 4. Funclional Pin Descrlplions
Symbol
Pin
2000/2016 P'°!2020
2O
Description
VOO 16 Power Sup,s_y
Vss " 8 10 Ground ,. ..
CLK 2 2 CLK is a Schmi',t-trigger input for the external clock s;gr'.al.
CHA 7 9 CHA and CHB are Schmitt-lrigger inputs wh;ch accept the oulputs from a
CHB 6 8 quadrature e,-,ccded source, such as incremental optical shaft _h.colder. TwO
...... channels, .A and B, nominally 90 degrees out of phase, are required•
RS"--T 75
4
._ OE
SEL 3
!
i
C'4T-,--=
" u/5
4
15
This active tc,v <- ' ' ' "," ._,.hmtt,-,rL,,ger input c!ears ti-,e inlernal position counter and Ihe
pcsition latch. It also resets the inhibit !eslc. FST is as'.-:ci-,ronous with respect to •
any other input signals.. ................
This CMOS active low input enables t,",e tri-st:te oot;-t buffers. The C,E and SEL .
i._puts are samp'.ed by the internal inhibit logic on the fairing edge of the clock to
ccr'.trolthe Icacing of the internal-positiondata latch. • ..
This CMOS !nFut directly ccntro:s v,h:ch d-ta byte fr: _., tb..e poskio_h Iatch is ....
enabled into the 8-bit tri-state output buffer• As in OE above, SEL also contrc!s the
internal inhibit logic. " • - • • : -
-o
.
[ SEL IBYTE SELECTED : ""
i o I L:",
i i I L.:-,,,
A S,.,!se ;s pr-se-:ed cn _hTs LSTTL-.:c-_-: Y.'- outp'..: ,,.-_r;the quadralure :'ec: 2or
:".as detected a s:z:e trar, sit:sn.
This LSTTL-comFatible output allcv,,s the user to dete":',i,':.e whether the '(2 ;s
countir',g up or down and is intended to be used with t.'-.e CNTocDR and CNTc_ s
outputs. The proper signal U (high level) or D (low leve:) will be present before the
rising edge of the CNTocoa and CNTcA s outpuls.
CNTcAs
I.-Do ........1
q
D1 15
D2 14
D3 13
D4 12
D5 11 ']D6 _0
D7 9
NC
15
• - '1
lg
18
17
14
13
12
11
6
I A pulse is presented on this LSTTL-compatible output when the.HCTL-2020 internal
counter ovedlows or undedldws'. The rising edge on this waveform may be used to
trigger an external counter.
These LSTTL-ccmpatible tri-state outputs form an 8-bit output port through which
the contents of tb.e 12./16-b;I position latch may be read in 2 sequential byles. The
high byte, containing bits 8-15, is read first {on the HCTL-2000, the most signFicant
4 bits of this byte are set to 0 in!ernally). The lower byte, bits 0-7, is read second.
Not connected -- this pin should be left floating.
.(.
~
SWitctqing Characteristics
Table 5. Swilchlng Characlerisllcs !,_i'_ /,Pax spec '.,alicr.s al \'_ = 5 0 -_ 5 _', T_, = -40 ',o + 85'0
iilIeLICHH
tcDPl
4 l (ODE5 tobz
t
6 I tsov
7 } teL,-(
8 J tss:21
9 J tcs i;]
10 J tsH_2]
12 t_.sr
13 tDCD ]14 los o
Symbol Description
J Clock period
Pu!se width,clock high
Delay time, rising edge c_ clock to valid, updated count information
on D0-7
Oe/._y time, _ fall 13 va_id data
Del_y time, _ rise to HI-Z slate on O0-7
De!_y time, SEL valid 1o stab:e, ..,.c_='_led data byte (delay to High
Byte = delay 1o Low By, e) '
Pu!se ;vid:h,crock Jew
Setup time, SEL be'o:e .::cck ':-:I
Selup time, _ before c:ock fa',l
Hold time, SEL after clock fall
Hold lime, _ after clock fall
I/'_' / Max" J Unilsl.;ST] j r,snS
ms
2:3
2D
55
_0
55
n3
P.S
n$
,":.s
r',s
ns
ns
r .... ',,,,,..,h, _ST Ic',v . _'3 r,S
Hold "-:,,,,,., last posilion c._unt stable on DO-7 after clock r:_=_. "] r.s
}-:old time, last data byte sta_!e r-fter next SEL state change . . 5 r,s
1.5 tDOD J Ho:d li,,-.e, data byle staLc'e afler _"T_'Erise - ' " 5 ns
16 tc':.:) I geT=.'/:_-e, U/D'valid a'.':-_t c.:::k -i._a 45 _s
17 tc_:) J Cet--yt:r-e,CNTo.:: _crCNTc:.S,-:_r_aft_rc'_ck rlse "5 rs
18 tCL D ! C-z!ayt!-.e, CNT_s:= _'orZt.,Tc: s ':c.,,' after c:c.ck fall 45 :-.s .
19 tv2,-'(i :"_c;c_li_e. U,D star e = =, c!::k ";:-=. '", :is
1 20" I t'.-'_CS I Se:=P:ime, U/Ova!idte"z:eC"TzczaorC;_Tc'-srise _r ..-:5 - rs
21 J t'oDCH J }-:old time, U,;O" stable af:-zr C,t',;Tg.czR or CNTc_. $ rise tc,,..-z5 ns
#
Notes:
1. too specific_lion and waveform assume lalc,h not inhibiled_-
2. tss, los. ',s_, tOH.only per, aln 1o proper opera:ion of :he inhibit, iogic. In other cases, such as B bit rea" operations, these setup and
hold times do not need to be observed.
. ° . ......
Figure1. Rese! Wavelorm ""
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Operation
A block diag,'am of the HCTL-2OXX family is shown in
Figure 6. The operation of"each m,_ajor funclion is de-
scribed in 'he following sections.
h, CTL- 2¢20 O_;LY
CL':, _ CK
..... . .... , .... . . .......... L.
t_
DIGITAL FILTER ,_X DECODE LOGF"
• :'_T
-------1 ""
BIK_,RY CTR
S El.. ..... " .... " • " ...........
i
INHISlT LOGIC ....... . • .
CECO_E OUTPUT
CNT D._
u.'5
C *_$,.:*_2 E CbTPUT
_ CNTcJ.$
12J'_ 6 BIT
L&TCH
:J?::iI
"l :
O_T,_L 2 6IT
v'Jx "_:_F F ER
'2_ "
-L2____
•., •
*A,_-A7 GROUh;_£D CH HCTL-2ODO
........................ FigbFe6: S_m'plifiedLog[(: Diagrarn............
DIGITAL NOISE F:ILTER
The digi!al noise filler section is responsible for rejecting
noise on the incoming quadrature signals. The input sec-
tion uses two" ',echniques to implement improved noise
rej66ti(_n: Schmitt-trigger inpuls and a three-clock-cycle
delay fil!e: ccm'-ine to reject low level noise and large,-
short duration noise spikes that typically occur in motor
syslem applications. 8oth common mode and differential
rise times and low level noise (approximately < 1 V). The
cleaned up signals are then passed to a four-bit delay fil-
ter. The signa!s on each channet are sa'mpled on rising
• " clock edges• A lime history of the signals is stoied in the
- four-bit shifl regis',er. Any chanse on the input is lasted for
a siable level being present for three consecutive rising
clock edges. Therefore. the fitlered output waveforms can
mode no;s'e'_Jre'rejeEtSd': The'user benefils from these-" chz:,'_ge only a_er' an ir_pot level has" the's'ame \,alue for
techniques by "impr0-,,;'ed'ir{le'grity:ot' the di',a in the'c'oun- " three c0nsecutiverising dock edges. Refer to Figure 8
ter. False counts triggered by noise are avoided, which shows the timing diagram. The resull of this circui-
Figure 7 shows _he simplified schematic of the input sec-
tion. The signa!s are first passed through] a Schmitt trigger
buffer to _:_ress the problem of inp'_'t sigr.a!s wi:h s'_-'w
try is that short noise spikes between rising clock edges
are ignored and pulses shor, er than two clock periods are
rejec',ed.
--. II.D-7
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QUADRATURE DECODER '" J ": " - "
The quadrature decoder decodes the incoming filter=d
signals into count information. This circuitry multip[ies :,'-'.e
reso;ution of lhe input si_r,a's by a f_.ctor of four [zX
decoding). When using an encoder for motion sensing.
the user benefits from the increased resolution by be!n,..3
able ',o provide bet[er system control.
The quadrature decoder" samples the outputs of the CHA
and CHB filters. Based on the past binary stale of the ',wo
signals and the presenl stale, it outputs a count signal and
a direction sigral to the inlerr, al pcsitic3 counter. In :he
_ mC,L-z:...z0, sicna!s a-:a c3 ',O exts-ralca_¢e ,'-_ ',,'-_, '' _ "'_ "b,e
pins 5 aria 16 _'esp.:eC'i.e;)'.
s,a_esFigure 9 shows the quadrature ' ' ar.d i.':.e va!id state
transdions. Channel A leading channel .'3 results in co,...J-
ing up. C.hannel B ]eadir, g channel A results in counting
down, 1;te#al sla_e transitions, caused by faulty encoders
or 6oi_e s-evei'e end0ghto'pa._s through the filter, will pro-
duce an erroneous count• : " • -"
DESIGN CONSIDERATIONS
The designer should be aware Iha/ the operation of the
digital filter places a timing constraint on the relationship
between incoming quadrature signals and the external
clock. Figure 8 shows the timing v,'aveform w{th an incre-
mental encoder input. Since an input has Io be stable for
three rising clock edges, the encoder pulse width /tr- - Ic',v
or high), has to _e _rea_er th_._ three Clock periods (3teL<).
This gu_ra.'h,',ees ':.h=t the as',"chrorc_.s inpul v, iil _e s'.2_, e
during lh:ee cor.__ecuti,,,e rising clock ed.qes. A re._lis::c
design a!so has to take into accounl finile rlse times of ,.;me
',.vaveforms, a__y.mme',ry of lhe wave_orms, and noise• _n the
presence of large amounts of noise, t E should be much
II.D-8
grea'.er ',hart 3ICL< to a',!c ,',' for t_.e irterrv;.tion of the ccn-
secL,',ive le',el sam_lir'_ by' the ""tee-blt delay ti',:,_r. It
should be holed _hat a change on :he inputs that is qu.=.li-
fled by _he filter will internally prc;.:ga'.e in a maximum of
seven clock periods.
The quadrature decoder circuitry ;,-,,poses a second timing
constraint between the external crock a,nd the input sig-
nals. There must be at least one clock period bet_een
consecutive quadrature stales. As shown in Figure g, a
quadrature state is defined by cor.secu:ive edges on both
channe!s. Therefore, ten (encoder state period) > tel K. The
designer must account for devir-tls,",s from the nominal 90
degree pt',asing of input signals to guarantee that tES
> tCLK.
ttO',J' N T U_
/
_- ','7 22"
"1
c)',.& C_S { S'-_'=I
T- i.- T
• 1 I t • 2 .
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Figure g. 4x Quadralure Decoding
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POSITION COUNTER
This sect;on corsis:s of a :2-bd IHCTL-203_) cr :_-_t
(HCTL-20_6/2020) bir,_ry up down cour,:er _,_,;ch ce-"',s
on risi-'_clock edges as expla;ned in ti-,e Ou:-dra:..:e C.e-
coder Section. A.,II 12 or 16 bits ol data are passed to the
posillcn data latch. The sys',em can use ;_'Js ccLnt data in
several ways:
A. System to_al range ;s <- 12 or 16 bits, so the co_;-,t :e_-
resents "absolule" position.
B. The system is cyclic with <_ 12 or 16 bds of count per
cyc;e. _S"_ is used to reset the counter every cycle and
the system uses the _"-_,= to in_erpo!ate within ;,",e cycle.
Sv':'om count is > 8, 12 or 16 bits, so the count _ata _s
use.i --s a ,=,_,_.. or increme,'-,:al pcsifion ;n;ut fc.,r a
system software ccmpu!ation of absolute _,..-,"_,':-_n. in
this c_.se counter rollover occurs. In order to .,.\. ,t
loss of position information, the proco_-r.... must read
the outputs of the IC before the count increm, ents one-
ha f :f the maximum count capability {i.e. 127, 2C47, cr
32,757 quadrature counts). Two's-comple,--,,ent at;throe-
tic {s normally used to compute position from these
per;c.";c position Updales. Three modes can be used:
1. T,'-,e IC can be F'Jt in 8-bit mo_e _y ',-,i-g :he SEL
I::':: hi,:.h, ;hvs '-_'"". . s...;,..:,_;,tr, g IC interface. _,",e2_.t_'u:s
r-_st then be re-" at east c,r.ce e',,,_r,_t27 __=_ .:.,
c c'c,-/,s.
2. TYe HCTL-2Og0 can be used ;n _2-:: .-,::e a-,J
s_,T, pled at !ezst :_ce every .... _ :-"--• "-- ......
3. The HCTL-20;5 sr 202,:3 c_-n _'o._used i.q "'o-.,," " mode
a3d s=m._led at [east once every 32,757 q_adrature
counts•
D: The'system count is > 16 bits so the HCTL-2020 can be
cascaded with other standard counter IC's 1o give abso-
• lute position."
POSITION DATA LATCH
The p_sition dale latch is a 12/16-bit latch v,.nich captures
the position counter output data on each risin. 3 clock
edge, except when its inputs are disabled by the inhibit
logic section during two-byte read operations. The output
data is passed 1o the bus in_erface sect(on. When active, a
signal from the inhibit logic section prevents new data
from being captured by the latch, keeping ;he c'_ta st_b!e
while successive reads are made through the bus section.
The latch is automatically reenabled at the end of these
reads. The latch is cleared to 0 asynchronously by the
....
RST s;gnal.
OIqI_MAL PAQE III
TT. 13-q
IINHIBIT LOGIC
T_.e !nhibi( Lo;ic Se'c_ion s'amptes the C-E" and SEL signals
on :he falling edge of the clock and. in response to cer._ain
conditions (see Figure 10 below), inhib;Is _he pcs}:;.o,_ da',a
l=,_h. The RST signal asyncl",ronous!y clears "_t_,_ inhibit
Ic:,ic, enabling _he la',ch. A simplified :ogic diagr;,,'n of the
inhibit circuitry is illustrated in Figure 11.
[STE?!S_L _._1 I h"4Hi'_IT " ICL_ ii SIG,',',_L I Ac'no_
._gure i0, Two ByleRead Sequence
BUS INTERFACE .....
The b,,.:'_: inte,'-f_ce section consists of a 15 to 8 lir, e multi-
plexer and an 8-bit, three-state output "=bu,,.r. The multi-
p',{xL_r allows independent acce--_s to the low and high
b':"es cf the position data [aich. The S--L and 0-_'- sicr, a!s
c5"e'.-'.,ine ,,,.'.-:r.h _. ,=. ..... ,_,. iS 'Ou',put -.=.nd',',he:her cr :2: tF,e
c-::-'t bL'S iS in .':'e h;h-Z s'.._'.e. [n "he cz-e :f :he :-_CTL-
2-'.'_:r,ed_-t=_,ra:chis only'12 bits',_T:'e-re :_'e uzzer four
_:s of :_,e high byte are iaterr, all 7 so: "c ze;- _.
QUADRATURE DECOOER OUTPUT (HCTL-2020 ONLY)
The quadrature dec'odor ou:p,..,t sec:io,q consists of count
and up down, o.ulpu',s d-:ived f:cm ',he 4X decoce, logic of
the HCTL-2020. When ;he decoder :"as de'.ected a count, a
pulse, or, e-half clock ci, c[e !c.rg, ',',';H te oulp'..;t on the
CNTocDR pin. This c,..:tp'..t ,,,;ill Occur d'Jring lhe clock
cycle in which the interr, al counter is updated. The U,'D
pin will be set to the proper vo[tace level one dock cycle
" before the rising edge of "no CNTDcc_, pulse, and held or, e
clock cycle after the r;sing edge cf _he CNT_co a pulse.
These butputsare not _-.ffected _'7 :he inhibit :o_ic. See
Ficures 5 and 12 for det_-iIed timina.
CASCADE OUTPUT (HCTL-2C23 ONLY) ". "
The cascade output also consists cf ccu,",t and up/down
outputs. When the HCTL-22";0 i:'.',ernal counter cved;cws
or undedlows, a pulse, cn_-ha;f c!ock cycle long, will be
output on the CNTc.L s ;i_.. Thls c'_t_-'ut will occur dL:ring
the clock cycle in v,hlch ::".e :-.',-:rr.-i cour',ter is updated.
The U/D pin will be set :3 :he ?.:cper voltage levet one
clock cycle before the ;'ising edge of the CNTcA s pulse,
ar',d held c_e clock c.cle after :-e rlsing edge of the
CNTc:. s 2-.'.."so. These :_:;::s a:e ,'::{ _ffec:ed -_y the
i:',:",;bltIc_ic.See F:gu-e.:5 -r: 12 '-" _:.:............=
RS'T -
..." : "2 - ... • ...
• "- SEL
• . ) , "
., ":-
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CASCADE CONSIDERATIONS (HCTL-2020 ONLY)
The HCTL-2020"s cascading system allows for pcsition
reads of more than two bytes. These reads can be accom-
plished by latching all of the bytes, and then reading the
bytes sequentially over the 3-bit bus. Care must be taken
to lalch =_.11of ;he byles such ',hat they represent the count
2s it actually is, despite propagation delays ;hrough the
counters.
A good understanding of _he mechanics of count propaga-
tion is imporlant in designing a proper interface. Consider
the sequence of events for a read cycle that star, s as the
HCTL-2020's in_ernal counter rolls over. On the rising
ctock edge, count data is updated in the internal coun!er,
rolling it over. A count-cascade pulse (CNTcAs) ,,_.ill be
generaled with some delay after the rising clock edge
(tcHo). There v,.{ll be additional propagation delays through
the external counters and regislers. Meanwhile, w_:h OE
and SEL low to start the read, lhis new count c;n the
HCTL-2020 ,.',,ill be ;arched in on the falling clock ec'_.ge of
this cyc!e. If the external rug[slurs are I_tched too soon,
before the CNTc_ s pulse has toggled the exterr, ai count-
ers and registers, a major ccunl error will occur.
Valid data can be e r.sured by :__:ching the extema! counter
datal on the first rising clock edge foi[ow, ir_g the _,_-ilir,g
edge on which the internal count on the F_CTL-2020 is
latched (provided that all the delays are less than one
clock cycle). This will ens-':e that a cascade pulse that
occurs during the clock cyc'e when the rea._ begins has
adequate time to prz;z:a',e. This also guarantees that a
cascade pulse occurring on the clock cycle after :he read
is initiated Will not be erroneo-'s!y latched.
For example, suppcse :he H,CTL-2020 count is at FFFF'H
and an external counter is zt FOH, _','i_h the count going
up. A count occurri:',g in the HCTL-2020 will cause t,,.
counter to roll over and a casc_-de pulse will be generale"J.
A read starting on ,,his clock cycle ',*,'ill show O000H from
the HCTL-2020. The external counter should read F1H,
but if the host latches the count before the cascade signal
propagates through, ::-:external counter will stillread
FOH.
ORIQIN.,M. PAC)I_ I_
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Ii.o-ll Q-P,
Oeneral Interfacing ....,... ....
T,'-:e 12-bit (HCTL-2000) or i£-._it (HCTL-2018/2020} ',atch
a.":d inhibit logic allows acce-s to !2 or 16 bits of c_..:.*,t
with an 8-bit bus. When only L_'ils of count are requir_," a
m,.... !s avai;able by holding e:,simple 8-bit (1-byte) _"'= __ _-_
high continuously• This disa:,:es the inhibit logic. OE _ro-
rides control of the tri-state '-us, and read timing is shown
in Figures 2 and 3.
For proper operation of the i,'-,,".;bit Iocic during a two-tyle
read, O'--'E"and SEL must be s,,r, chroncus with CLK due to
t:"e f2:11_ e,..l"_esampling of ""= and _='
' : , , •
The _ntercal ir.h.!_;t logic on the HCTL-20×X lamily inhibits'
ihe transfer of data from t,'.1e counter Io the position dala
latch durlrg :,'.e lime ',hal ',".e latch oulputs are being read.
The inhibit !cc:_ allows the microprocessor Io first read
the high order 4 cr 8 bits from the !a',ch and _hen read the
low order 8 bits from the lalch. Meanv,,hile, the counter
can continue to keep track of :he quadralure slates from
_t'.e CHA a._d CHB in._ut Sl_q_!s.. . _ ,
',-'t 'r,_F_=... ,_ 11 shc',',s the sim#',ified inhibit logic circuit. The
operation of the c;ircuilry is.illustrated in ihe read timing
shown in F::-re 13. ........
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the inhibit logic sequence. During the time that DE is high, the data lines are tri-slated.
Figure 13. Typical Interface Timing
ACTIONS
• _,,.,_k, counler dala is tra'ts-1 On the rising edge of the ,-_
ferred to the position data la',ch. _.rc',':_ed the inhibit si_r".al
is low.
2. When OE goes low, the outy.,;ts of the multiplexer are
enabled onto the data lines. If SEL is low, then the b,lg_
order _ '*,a,,=, bytes are enabled or.to th,e data lines. If SEL is
h;gh, then the low order d_:__ ":.t_=s =,= e,._,=:l onto -e
data h£__.
3. When the IC detects a ',cw ca CE and SEL durir_ a
falling clock edge, the internal inhibit signal is activated•
This blocks new dala from being transferred from :r',e
counter to the position .dala latch.
4. When SEL goes high, the data oulputs change from the
high by'le to t,'-'e I--".','byte.
5. The first of two reset c:.",diticns for the inhibit logic is
rr,et ',,,,hen _.'-e IC detects a ;oglc high on SEL a_d a logic
low on DE during a failing dock edge•
6. When DE ._oes high, the data lines change 1o a high
; ,4 _, _.,-. ,_ .....
,rope.... _'='°
7. T _.= '.C "-":"_ _ '_-:c b--, c": DE d,.,rinc a fa! :;,_ .'_:c_:k
s=.:s._es sezond reset condition for theedge. This -" ' ;,",e
ir, h;bit logic•
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Interfacing the HCTL-2020 to a Motorola 6802/8 and Cascading
the Counter for 24 Bits
SEt. O0
+ _ >CLK D1
<
z
Figure 14. A Clrcuil 1o Interface Io [he'6802/8
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In this circuit an ir,',erface _o a Motorola 6802/8 and a c_s-
cadir, g scheme for a 24-biL counter are shown. This circuit
provides a minimum pad count by: 1) using two 7ZLS697
Up/Down counters with oulput registers and " ' ',,tn-s,a _OUt-
pUtS and 2) using a Motorola 6802/8 LDX instruction
v/hich stores 16 bits of data into the index registers in l',','o
consecutiveclock cycles."..-: .. . . ........
• • o ,- ." . .
The HCTL-2020 OE and the 7zLS6g7 G lines are decoded
from Address lines A15-A13. This results in counter data
being enabled onlo the bus Whene,,;er an external memory'
access is made to locations 4XXX or 2XXX. Address line
A12 and processor clock E enable the 74LS138. The "pro-
cessor clock E is t-!so used to clock the HCTL-2CaO.
Address AO is con,sected directly to Ihe SEL pin on the
HCTL-2020. This line se!ects the low or high byte of data
from the HCTL-2020.
Cascading is .... "_-:cc_.,.Fh.,,:d b'/ connectir_g the CNTc._ s
output on the HCTL-2020 with the coun',er clock (CCK)
input on" both 7zLS597's. The U/D" pin on the HCTL-2020
ard the U/D pin on bo;h 7ZLS697's are also directly
ccr, nec',ed for easy =.:,:,.._..-_.-_L-..,_.,.T_e RCO cf the first z-Nt
.-__=:7 is car.r, ected to :he ENT pin cf "he secor, d
T-:LS£.s7.This ena:ies the sec:-.d csun:er c-'lywhen ;here
is a ,.CO s_.'.'_.l on ',_e fits', cc..-:er.
Tr.:s co,qf:g'..._rat:on a!'z',,'s :r.e -_."-:2 :c. re=-.d :::h date bytes
with a single doub[e-byte .....,= .... instruction (LDX 2XX0).
This instruction is a fivecycle ;nstructio,h which reads
external memor/ location 2XX0 and stores :he high order
byte into the high byte of "=t,,. index register. Memory
location 2XX1 is next reed and stored in the low order byte
of the index register• The high byte of cour,ter da:a is
clocked into the 74LS697 registers when SEL is hlgh and
OE goes low. This upper byte c_n be read at any time by
puIling the 7"LS597 G" low ,,,,hen reading address 4XXX.
Figure 15 shows memory addre_.ses and gk',es ._n example
of reading the HCTL-2020. Fic_re 16 shows tt",e interface
timing for Ihe circuil. : "". -. .. " ' :
........ :.: ." . i. ,.._L:' .., . "
Address I Fur, orion
CXXX I Reset Cc-."::er s
zXXX [ Enab:e High Byte cn Data Lit, as
2XXO J Er, ab!e Lcw Byie on Data Lines
" 2XX1 1 Er, ab'e .'.!:d _.,,te on Data Lines
Read Ex;m.ule
LDX 2OOO
STX :1:3
L CA it. z ."1.3
S T.:.A 3":2
Lc--- ..f.4sr-: ::i_ ar_ ......,:, Icv,' _'v'-_,.it, to
.-.:mcr/'--:"--_ *':: a'd r'2'I
Lc=Cs the -:_:-, ::'be :r:o r-.emcr/
rc.c_t;cr. C" 12
Figure15. MemoryACcresses and Read Example
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FigureI@.Inlerface_mlng forlhe 6802/8
ACTIONS
1. The microprocessor clock output is E. If the internal
HCTL-2020 inhibit is not active, new data is trans-
ferred from the internal counler to the position data
latch.
2. An even address oulput from the 6802 causes SEL _o
go tow. When E goes high, the address decoder out-
put for the HCTL-2020 OE signal goes low. This
causes the HCTL-2020 to output the middle byXe of
the system counter (high byte of the HCTL-2020 8.
counter).
3. In this case, the HCTL-2020 counter has overflowed
and there is an output on the CNTc,_ s line. This pulse
is counted by the 74LS597 but not lcaded ir4o the
output register of the 74LS697 r-t this time. g.
4. The 5.502 reads "he data bus on the falfing edge of E,
storing the high order 2020 data byte (middle sys',em
byte) into the h;Gh byte of the index regisler. The chip
delects that O'-"E"and SEL are Icw on the falling edge of 10.
E and activates the internal inhibit signal. The position
data I=..Ich is inhibited and data cannot be transferred
from "._e inlernal counter 1o the latch. 11.
II.
S. V/he,-,c___:.es.._-".,,'_0,,..a_re_-s d_"od_r..cu',;'-Iis.<_-.
abfed _nd OE Goes high. The 6802 i.qcre."r,,ents the
address, causing SEL to go high. The position data 12.
lalch is still inhibited.
.. ";2E__':_ .... __--," .... ___,___..= ___ --- ..............
m
6. When SEL is high and OE is low the 74LS5._7 register
clock (RCK) goes high. The rising edge of F,CK loads
the 74LS6g7 count into the 74LS697 regisler. De!aying
the RCK signal until the second OF allows for delays
on the CNTc_ s signal.
7. The address decoder is enabled _=fler E goes high.
The OE line Goes low and the low data byte is enabled
onto the bus.
The 6802 reads the data bus on the falling edge of E,
storing the low order da',a byte into'the low byle of the
index register. The HCTL-2020 detects that OE is low
and SEL is high on the failing edge of E, thus meeting
the first inhibit re._et condition.
When E goes lcw, the address decoder is disabled,
causing OE to go high and the data lines to go _o the
high impedance s'.ate. The 6802 continues ]',s instruc-
tion execution, and the sl;',e of SEL is indeterminate.
The HCTL-2C20 de',ects OE is high on ;he next failing
edge of E, This sztZsfies the second inhibit reset condi-
tion and the inhibit signal is reset.
\',then E goes _-,i_h. a new address causes the G line on
the 7"LS5£7 to g.'c"__-'w ar, d e.'-.z_ies "he _ ^h ",,'_,
:_-:eC_.:3.bus.
When E goes low,:.hehigh byle isread ;nlo:5e 6,502.
The data bus re%urns Io ,ri-stale.
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Interfacing the HCTL-2OXX to
an Intel 8748
The circuit shown in Figure 17 shcv,,s the connec',ions
between an HCTL-2OXX and in 874=.,. Oala lines 00-07 are
connected Io the 8748 bus port. Bits 0 and 1 of port. 1 are
used to control the SEL and OE inputs of the HCTL-2OXX
respectively. TO is used to provide a clock signal to the
HCTL-2OXX. The frequency of TO is the cryst;I frequency
divided by 3. TO must be enabled by executing the ENTO
CLK ir, struction after each_system reset, but 2riot _o the
first encoc'er pcsifion change. An 8748 program ",,,'_ich
h,,erf=c.s 1o .... circuit in Figure 17 is given in Figure 18.
The resulting inte,"f,ace timing is shown in Figure 19.
To
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Figure 17. An HCTL-20XX-Io-lnlel 8748 Inteff, ace
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- • Figure 18. A Typical Program for Reading 4CTL-20×X wllh an 8748
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ACTIONS
1. ANL P1, OOH h.=s just been executed• The output of bits
0 and 1 of Port 1 cause SEL and OE to be logic low.
The dr-ta Iines c_'tpL:t ;he h,icjher order byte.
2. The HCTL-2OXX detects ;hat OE and SEL are low on
the nexl falling edge of the CLK and asseds the internal
inhibit signal. Data can be read whhout regard for the
phase of the CLK.
3. INS A. BUS has just been executed• Data is read into
the 87.'8.
4. ORL PORT 1, 01H has iust been exe¢uted. The pro-
gram sets SEL high and leaves OE low by writing the
correct values to port 1. The HCTL-20XX detects OE is
low and SEL is high on the next falling edge of the
CLK, and ;hus the first inhibit reset condition is met.
5. INS A, F_US has just been executed. Lower order data
bits are read into the 8748.
5. ORL F1, 03H has just been executed• The HCTL-20XX
delects ©E high cn ;he ,".ext failing edge of CLK. The
program sets (DE arid SEL high by writing the correct
values to port 1. This causes the data lines to be tri-
staIed. This satisfies ;he second inhibit and reset condi-
tion. On the next rising CLK edge new de;a is trans-
ferred from the counter to the position data latch.
•.. . . ,
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TECHNOTE eee• • INTRODUCTION
This TechNote is designed to help electrical designers build interfaces that result in the
successful integration of FSR TM components into products. Interlink Electronics has
sucessfully developed and marketed products incorporating the FSR. The most recogniz-
able of these are VersaPoint ® computer pointing devices. VersaPoint _ products incorpo-
rate 4-zone FSRs and VersaPoint ® electronics. VersaPoint ®products provide one-touch
cursor control with no moving parts (optical encoders, balls, etc.) to gum up, wear out or
break.
• PortaPoint ®(for laptop and notebook computers)
• DuraPoint TM (for industrial computing)
• ProPoint TM (for hand-held interactive computing)
Available VersaPoint _ OEM modules include:
• MicroModule TM (the world's thinnest in-board cursor controller)
• Micro Joystick (the joystick that fits anywhere)
Most successful FSR interfaces start with the same building blocks. In this TechNote is a
collection of circuits that effectively empower the designer to modify and build custom-
ized circuits that complement their product.
Electrical Interfaces for Force Sensing Resistors TM
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Graph 1.1
F vs. V for part # 174
Interlink Force Tester
1cm 2circular flat
metal actuator.
FSR Voltage Divider:
For a simple force-to-voltage conversion, the FSR is tied to a measuring resistor in a
voltage divider configuration. The output is described by the equation:
VOUT = (V+) / [1 + rCb-"SR/RM].
In the shown configuration, the output voltage increases with increasing force. If RFSR
and RM are swapped, the output swing will decrease with increasing force. These two
output forms are mirror images about the line VOUT = (V+)/2.
The measuring resistor, RM, is chosen to maximize the desired force sensitivity range and
to limit current. The current through the FSR should be limited to less than 1 mA/square
cm of applied force. Suggested op-amps for single sided supply designs are LM358 and
LM324. FET input devices such as LF355 and TL082 are also good. The low bias currents
of these op-amps reduce the error due to the source impedance of the voltage divider.
A family of FORCE vs. VOUT curves is shown on Graph 1.1 for a standard FSR in a voltage
divider configuration with various RM resistors. A (V+) of +5V was used for these
examples.
Since human touch is non-linear, with greater resolution at light forces and lesser
resolution.at harder forces, response curves like those provided by the 30k-Q or 47k.Q RM
resistors cLn better approximate the human "feel" reaction, combining with human touch
to give a more subjectively linear control system.
By adding a resistor in parallel with RIa'SR, increased low force resolution can be attained.
The presence of this resistor establishes a set voltage when the FSR is unloaded, and
therefore, allows small changes from this set value to be more easily detected.
Electrical [nterfaces for Force >enslne l,:,,:slstor:-
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= v + VoUT
V +
V + VOUT
R6 RSIR5 =
V-
Figure 1.1 Figure 1.2
Adjustable Buffers:
Similar to the unity gain buffer, these interfaces isolate the output from the high source
impedance of the FSR. These alternatives allow adjustment of the output offset and
gain.
In Figure 1.1, the ratio of resistors R2 and R1 sets the gain of the output. Offsets
resulting from the non-infinite FSR resistance at zero force (or bias currents) can be
trimmed out with the potentiometer, R3. For best results, R3 should be about
one-twentieth of R1 or R2. Adding an additional pot at R2 makes the gain easily
adjustable. Broad range gain adjustment can be made by replacing R2 and R1 with a
single pot.
The circuit in Figure 1.2 yields similar results to the previous one, but the offset trim is
isolated from the adjustable gain. With this separation, there is no constraint on
values for R6. Typical values for R5 and R6 are around 10k-Q.
Electrical Interfaces for Force Sensing Resistors'"
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FSR LED Display Demo:
This simple FSR LED display demo uses a display driver to translate an analog input into ten
separate voltage levels. As each level is attained, current is drawn through an LED, lighting
it. Consecutive LEDs in a bank are lit as the input voltage goes from high to low. The
LM3915 is a logarithmic display driver. Since the FSR response curve, and therefore the
input, is roughly logarithmic, a logarithmic driver better follows the FSR response and thus
gives a more linear feel to the displayed LED output.
The input consists of the FSR in a simple voltage divider with I_. The resistor R._ (30k_) is
chosen to maximize the use of the FSRs dynamics and to limit current through the FSR.
Replacing I_ with a 10kf_ resistor in series with a 50k-Q pot will allow the user to adjust the
sensitivity range of the FSR, while maintaining current limits. As the pot is adjusted to a low
value, the high force dynamics of the FSR will be displayed. When the pot is adjusted to a
high value, the low force dynamics will be displayed.
The display driver has an internal unity gain buffer at the input that isolates the FSR and
minimizes bias current errors. In the configuration shown, a 9 volt battery is used as the
voltage sourc._e. The top of the driver's ladder is about 7.2 volts (3 diode drops below V+),
while the bottom is at about 0.6V (1 diode drop above ground). The input ranges from 7.8
volts (2 diode drops below V+) to ground. At the output, R1 is used to control the amount of
current drawn through the LEDs, and therefore controls LED brightness. Pin 9 of the driyer
can be tied to the voltage source if bar output instead of dot output is desired.
Electncal Interfaces Ior i'orcc -"',_'nsw_ i,;.eststor'-
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A!Calibration
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A3
FSR Selection
Channels A4
RESET AN-1
INPUT AN
68HC05C4 Microcontroller
RMIN
RMAX
FSR
FSR
1
!
Multi-Channel FSR-to-Digital Interface:
Sampling Cycle (any FSR channel):
The microcontroller switches to a specific FSR channel, toggling it high, while all other FSR
channels are toggled low. The RESET channel is toggled high, a counter starts and ;he capacitor
C1 charges, with its charging rate controlled by the resistance of the FSR (t - RC). When the
capacitor reaches the high digital threshold of the INPUT channel, the counter shuts off, the RESET
is toggled low, and the capacitor discharges.
The number of "counts" it takes from the toggling of the RESET high to the toggling of the INPUT
high is proportional to the resistance of the FSR. The resistors RMIN and RMAX are used to set a
minimum and maximum "counts" and therefore the range of the "counts". They are also used
periodically to re-calibrate the reference. A sampling cycle for RMIN is run, the number of
"counts" is stored and used as a new zero. Similarly, a sampling cycle for RMAX is run and the
value is stored as the maximum of the range (after subtracting the RMIN value). St?ccessive FSR
samplings are normalized to the new zero. The full range is "zoned" by dividing t_.'e normalized
maximum "counts" by the number of desired zones. This will delineate the window size or width
of each zone.
Continual sampling is done to record changes in FSR resistance due to changes in force. Eac!_
FSR is selected sequentially.
Electrical Interfaces for Force Sensing Resistors TM
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FSR Variable Force Threshold Switch:
This simple circuit is ideal for applications that require on-off switching at a specified
force, such as touch sensitive membrane, cut-off, and limit switches. For a variation of
this circuit that is designed to control relay switching, see TechNote 1-6.
The FSR is arranged in a voltage divider with RM. An op-amp, U1, is used as a
comparator. The output of U1 is either high or low. The non-inverting input of the
op-amp is driven by the output of the divider, which is a voltage that increases with
force. At zero force, the output of the op-amp will be low. When the voltage at the
non-inverting input of the op-amp exceeds the voltage of the inverting input, the
output of the op-arnp will toggle high. The triggering voltage, and therefore the force
threshold, is set at the inverting input by the pot R1. The hysteresis resistor, R2, acts
as a "debouncer", eliminating any multiple triggering of the output that might occur.
Suggested op-amps are LM358 and LM324. Comparators like LM393 and LM339 also
work quite well. The parallel combination of R2 with RM is chosen to limit current
and to maximize the desired force sensitivity range. A typical value for this
combination is about 47k.Q.
The threshold adjustment pot, R1, can be replaced by two fixed value resistors in a
voltag!_ divider configuration.
iiectrica[ Interfaces for Force >ensmu l<t,s_stors
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R2 Relay
RM Q1
D1
FSR Variable Force Threshold Relay Switch:
This circuit is a derivative of the simple FSR Variable Force Threshold Switch of
TechNote 1-5. It has use where the element to be switched requires higher current, like
automotive and industrial control relays.
The FSR is arranged in a voltage divider with _ An op-amp, U1, is used as a
comparator. The output of U1 is either high or low. The non-inverting input of the
op-amp sees the output of the divider, which is a voltage that increases with force. At
zero force, the output of the op-amp will be low. When the voltage at the non-inverting
input of the op-amp exceeds the voltage of the inverting input, the output of the op-amp
wilt toggle high. The triggering voltage, and therefore the force threshold, is set at the
inverting input by the pot R1. The transistor Q1 is chosen to match the required current
specification for the relay. Any medium power NPN transistor should suffice. For
example, an NTE272 can sink 2 amps, and an NTE291 can sink 4 amps. The resistor R3
limits the base current. The hysteresis resistor, R2, acts as a "debouncer", eliminating
any multiple triggering of the output that might occur.
Suggested op-amps are LM358 and LM324. Comparators like LM393 and LM339 also
work quite well, but must be used in conjunction with a pull-up resistor. The parallel
combination of R2 with RM is chosen to Limit current and to maximize the desired force
sensitivity range. A typical value for this combination is about 47k.Q.
The threshold adjustment pot, R1, can be replaced by two fixed value resisGrs in a
voltage divider configuration. The diode D1 is included to prevent flyback, which could
harm the relay and the circuitry.
Electrical Interfaces for Force Sensing Resistors __.'
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FSR Current-to-Voltage Converter:.
In this circuit, the FSR is the input of a current-to-voltage converter. The output of this
amplifier is described by the equation:
VouT = VREF • [-RG/RFSR].
With a positive referencevoltage, the output of the op-amp must be able to swing below
ground, from 0V to -VREF, therefore dual sided supplies are necessary. A negative reference
voltage will yield a positive output swing, from 0V to +VREF..
Since this a simple inverse relation between Votrr and RPsR, the output equation can be
re-arranged to:
Votrr = (-Pc • VR_) /1-_S_.
Votrr is inversely proportional to RFSR. Changing Rc and/or VRF..Fchanges the response slope.
The following is an example of the sequence used for ch.oosing the component values and
output swing:
For a human-to-machine variable control device, like a joystick, the maximum force applied to
the FSR is about lkg. Testing of a typical FSR shows that the corresponding RFSR at lkg is
about 4.6k-O. If VREF is -5V, and an output swing of 0V to +5V is desired, then RG should be
approximate{y equal to this minimum RFSR.. RC is set at 4.7k_. A full swing of 0v to +5V is
thus achieved. A set of FORCE vS. VOUT curves is shown on Graph 1.2 for a standard FSR using
this interfacc-;with a variety of RG values.
The current through the FSR should be Limited to less than 1 mA/square cm of applied force.
As with the voltage divider circuit, adding a resistor in parallel with RFSR will give a definite
rest voltage, which is essentially a zero-force intercept value. This can be useful when
resolution at low forces is desired.
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VREF
RG RC
VREF/2 VREF/2
VOUT
Figure 1.3 Figure 1.4
Additional FSR Current-to-Voltage Converters:
These circuits are a slightly modified versions of the current-to-voltage converter detailed
on TechNote 1-7. Please see TechNote 1-7 for more detail.
The output of Figure 1.3 is described by the equation:
Votrr = VREF/2 • [1 - Rc/RFsR].
The output swing of this circuit is from (VREF/2) to 0V. In the case where Rc is greater
than RFSR, the output will go into negative saturation.
The output of Figure 1.4 is described by the equation:
Votrr = VR_/2 • [1 + Rc/Rb'sR].
The output swing of this circuit is from (VREF/2) to VREI_. In the case where Rc is greater
than RFSR, the output will go into positive saturation.
For either of these configurations, a zener diode placed in parallel with Ra will limit the
voltage built up across Rc. These designs yield one-half the output swing of the previous
circuit, but only require single sided supplies and positive reference voltages. ,.ike the
preceding circuit, the current through the FSR should be limited to less than 1 i-rtA/square
cm of applied force.
Suggested op-amps are LM358 and LM324.
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FSR Schmitt Trigger Oscillator:.
In this circuit, an oscillator is made using the FSR as the feedback element around a Schmitt
Trigger. In this manner, a simple force-to-frequency converter is made. At zero force, the
FSR is an open circuit. Depending on the last stage of the trigger, the output remains
constant, either high or low. When the FSR is pressed, the oscillator starts, its hequency
increasing with increasing force. The 2Mr2 resistor at the input of the trigger insures that the
oscillator is off when FSRs with non-infinite resistance at zero force are used. The 47k.Q
resistor and the 0.47 I.tF capacitor control the force-to-frequency characteristic. Changes Ln
the "feel" of this circuit can be made by adjusting these values. The 0.1 _tF capacitor controls
the frequency range of the oscillator. By implementing this circuit with CMOS or "FI"L, a
digital process can be controlled by counting leading and/or trailing edges of the oscillator
output. Suggested Sc_hmitt Triggers are CD40106, CD4584 or 74C14.
V-i-
RL
------.o VOUT
2N3904
FSR LED Brightness:
For applications where some visual feedback is desired,
this circuit is useful. Starting with the basics of the voltage
divider, this circuit adds an LED that brightens with
increasing force. The resistor RLlimits the current through
the LED. The transistor controls the current flowing
through the LED. Since the circuit depends on the hfe of
the transistor, sensitivity may need to be tuned to
accomodate the h/e spread of common transistors.
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The Interlink Linear Potentiometer:.
This diagram shows the equivalent circuit for an Interlink LP. The
contact points A and B denote the ends of the fixed resistor that is
used to measure position. W denotes the wiper contact. The
equivalent circuits for force or position sensing are detailed below.
Positional Measurement with the LP:
In common LP usage, a voltage is applied across A and B to
create a measurable gradient. Thus, the voltage measured at
the wiper is proportional to the distance along the LP. If no
current is drawn through the FSR element, positional
measurement is made independent of force. A high impedance
measuring device, like a digital multimeter, is excellent for
positional measurement without force-resistance corruption.
Notice that the voltage gradient is independent of the value of
the positional resistor. A gradient of 0V to V+ is established
regardless of the fixed resistor value. The important resistor
parameter is linearity, which is typically better than 1%.
Functionally, the purpose of the fixed resistor is to limit current
while not substantially interfering with the force measurement.
V +
A'
V +
BO RM_
Force Measurement with the LP:
For rough force measurements, a resistor, RM, is connected in
series with the FS1L This forms a voltage divider with the
FSR and RM. The voltage measured across RM is proportional
to the force on the LP. Some error is inherent in this force
measurement. By following the pat.h of current from V+ to
ground, it can be seen that, dependJ: _g on position, more or
less of the fixed resistor will be in scv-ies with RFSR. This
added series resistance causes error in the measured output
of the voltage divider. Some minimization of the force error
can be achieved by tying A and B together during force
measurement. Alternatively, this error can be corrected for
in the interpretive software.
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VREF
VOUT
Simple LP Analog Interface:
This interface combines both of the previous circuits. A switch is used to toggle
between force and position measurements. A unity gain buffer has been added to
isolate the LP from the succeeding circuitry. Additionally, the low input
impedance of this buffer keeps current from flowing through the FSR resistor
(wiper) during position measurement, and drives current through the FSR resistor
and RM during force measurement.
This interface is excellent for measurements against VREF through an A/D.
Suggested op-amps for this buffer are LM358 and LM324. FET input devices such
as LF355 and TL072 are also good. Suitable reference voltages for this and similar
LP circuits should limit current to below lmA.
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LINEAR POTENTIOMETERS
_ TECHNOTE 2--3
VREF
A R1
I 'c2 
IVI r j v. --
T _ R,
R6 ---
i-. C3
Position
Force
Separated Force and Position Analog LP Interface:
This circuit uses a multiplexer to yield nearly simultaneous force and
position outputs. The multiplexer is driven by a Schmitt trigger oscillator.
The resistor-capacitor combination at the non-inverting inputs of the
op-amps act as simple sample-and-hol6i circuits between cycles. This
interface utilizes two ICs, a CD4053 ar.'J a LM324.
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Position Measuring Analog LP Interface with Force Threshold:
In cases where position is the desired measurement, this interface is useful. The
force sensing aspect is being used to set a force threshold for positional data
output. Once the force threshold is exceeded, the output of op-amp U3 goes high
and the succeeding multiplexer segment toggles to positional output. This force
threshold is adjusted with the pot, R7.
Resistor-capacitor combinations act as simple sample and hold cir_rits between
cycles.
Suggested ICs for this interface are a CD4053 for the multiplexer and a LM324 for
the op-amp.
An enhanced sample and hold can be achieved by replacing U2 with a JFET type
input op-amp, such as a LF353 or a TL071.
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Linear Potentiometer LED Display Demo:
This interface (Refer to Figure 2.1) can be broken down into five functional blocks:
1 Regulated Reference:
The regulated reference uses a npn transistor (Q1), two diodes and a pull down resistor
(R1) to regulate the voltage at the top of the fixed resistor of the LP.
2 Unity Gain Buffer:.
A unity gain buffer (UIA) is used to isolate the force sensing aspect of the LP from the
multiplexer (U3) and the position sensing aspect of the LP. Adjustments at the
measuring resistor RM will change the force sensitivity range of the LP. The resistor R2
filters noise out of the positional signal before it reaches the input of the multiplexer.
3 Multiplexer:
The multiplexer (U3) clocks back and forth between the force and position signals. The
clocking rate is defined by the input from the oscillator block.
4 Oscillator:.
The oscillator block uses a comparator for two functions. The segment labeled U2B is a
simple A/D converter that gives a square wave output to drive the multiplexer. The
input to U2B comes from the charging and discharging of capacitor C3. The segment
labeled U2A is used to set a force threshold for the multiplexing to begin. The pot R8,
allows adjustment of this force threshold.
5 Output:
The LP LED Display Demo (Figure 2.1) utilizes two display drivers coupled with LED
banks to show the force and position sensing of the LP. The LM3915 logarithmic driver
translates the analog force output of the multiplexer into ten LED indicated (D1) voltage
levels. The logarithmic driver follows the logarithmic response of the FSR, giving a more
linear feel to the displayed LED output. Similarly, a LM3914 linear driver translates the
analog positional output of the multiplexer into ten LED indicated (D2) voltage levels.
The linear driver is used because the position sensing of the LP is very linear. Each of the
drivers uses a capacitor, C1 and C2, to hold the analog signal level between sampling
cycles. The resistors R9 and Rll con_91 the amount of current drawn through the LEDs,
and therefore LED brightness.
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V +
U4
REF REF
Rill SIG RLO V- OUT ADJ
$$$;......
U5
REF REF
RH_ SIG V- ADJ OUT RL_
; 5 L_8 _7 J/
_" I,s"I_ :_1,_ _ J t _
_-_ ........... ] _lby Bin-[ Y4_____._A / I
F" _ l i ,i* I_ INH V_ V_s I I' _+]..--I "F /,,11"-t--1 V
l* I -- T-
Figure 2.1, Linear Potentiometer LED Display Demo
Suggested Components for LP LED Display Demo:
Linear Pot Interlink Part # 155 D1, D2 LED Bank, Ten Segment
RM 47k_
R1, R2, R12 10k_ Diodes 1N914
R3 4.7k.q
R4, R5, R6 100fl Q1 NPN 2N3904
R7 75k_
R8 Pot, 10k_ U1 LM358
R9, R10 & Rll lk_ U2 A,B LM393
U3 CD4053
C1, C2 0.47 _F U4 LM3914
C3 0.068 _tF U5 LM3915
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Linear _Potentiometer Pulse Width Modulation
These interfaces (Refer to Figures 2.2, 2.3 and 2.4) can be separated into seven functional blocks:
1 Linear Potentiometer with Voltage Divider and Unity Gain Buffer:
The LP is set up in a voltage ladder with resistors R1 and R2. R1 and R2 set the upper and lower ranges of the
voltage output from the divider. The measuring resistor, RM, is used to set the sensitivity range of the force
sensing aspect of the LP. The op-amp, U2A, acts as a unity gain buffer. The MUX segment UIC toggles back
and forthbetween force and position measurement.
2 Force Threshold Controh
This aspect of the interface allows the user to set a force threshold for the switching of the multiplexer to
positional output. Theop-amp, U2B, is being used as a simple A/D converter. The pot, R5, adjusts the force
threshold. When the force on the LP exceeds the chosen force threshold, the output of the op-amp goes high
and the following MUX segment, UIA, switches to give the positional output. The capacitor C1 holds the
force value between force and position sampling cycles.
3 Oscillator:.
This circuit uses another op-amp as a Schmitt trigger oscillator. The input to the op-amp comes from the
charging and discharging of the capacitor, C2. The output of the op-amp toggles high and low. This square
wave is used to drive the multiplexer (U1) which clocks back and forth between force and position signals.
Load and Pulse Width Modulation:
In this interface, the load, or device to be controlled, is represented by the resistor RL. This load could be a
DC motor, or a half wave universal device. The pulse width modulation begins at the inputs to the op-amp
U2C. The voltage input to pin 10 is in the form of a constant triangle wave that is drawn from the oscillator
capacitor C2. The input to pin 9 is the positional signal, which is a voltage that varies from the low to the
high of the triangle wave. This range is set by the LP, R1 and R.2 resistance ladder. The output of the op-amp
is a square wave that varies in pulse width. As the voltage level at pin 9 of the o_amp goes up, the pulse
width becomes broader. The transistor, Q1, acts as a current switch, a11owing the flow of current from V+ to
ground through RL. The transistor is open while the output of the op-amp is high. The resistor R7 limits the
current at the base of the transistor.
5 Simple Memory:
The capacitor, C3, acts as a sample and hold circuit. This simple memory circuit can hold _e positional value
for short periods of time without excess error from leakage.
6 Current Limiting:
In Figure 2.3, a feedback circuit has been added. This enhancement allows active control of the voltage range
across the resistance ladder by the formation of a closed loop system. The op-amp, U2D, measures the
current through the load. If the load current attempts to surpass the threshold set by R15, the op-amp re-
sponds with a voltage change at R2, the lower leg of the resistance ladder. This feedback inhibits the
overdriving of the load. Since the voltage at R6 is very low, high gain amplification is necessary. The capaci-
tor C4 and the resistor R14 act as a filter for noi_ developed by the switching of the transistor, and any noise
that may be inherent in the load. The feedback_ignal amplifier, U2D, utilizes the last segment of the quad
op-amp. An additional op-amp, U3, is added td perform the oscillator function.
7 Enhanced Memory:
In Figure 2.4, an enhanced memory circuit has been added. This circuit replaces the simple memory circuit of
Figure 2.2 and 2.3. For applications where the LP will be activated by touch, this addition is ideal for holding
the value of the last touched position for long lengths of time. The capacitor, C5, holds the positional value.
The op-amp, U3B, acts as a buffer, with its output damped by the two diodes. The use of a JFET input op-
amp greatly decreases any leakage due to the bias current of the succeeding op-amp, U2C.
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[LP with Voltage Divider and Buffer]
r .......................................
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_C2
m
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9
4E: N/C
U1A IR 6
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:9_Q1
lO1,," __
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[Load and PWM]
Figure 2.2, LP with PWM Output, Force Thresholding and Simple Memory.
Suggested Components:
R1 & P,2 3.gk.Q U1 Multiplexer, CD4053
RM 47k.Q U2 Op-amp, LM324
R3 lk.Q
R4 6.8k.Q C1 0.1 llF
R5 5k.Q pot C2 0.068 I.tF
R6 50f2 C3 6.8 _F
R7 10k.Q
R8, R9 & R10 100k.Q Q1 NPN 2N3904
Rll 75k.Q
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[LP with Voltage Divider and Buffer]
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Figure 2.3, LP with PWM OutPut, Force Thresholding, Simple Memory and Current Limiting
!
Additiona_i', Components for Current Limiting:
U3
R12 2M.Q
R13 lkE2 C4
R14 47k.Q
R15 lf2 Diodes
LF353
3.3 _F
1N914
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[LP with Voltage Divider and Buffer]
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[Oscillator]
R14
'i- _ C4 = R15
R13 i
[Feedback to Control & Current Limiting]
Figure 2.4, LP with PWM Output, Force Thresholding, Current Limiting and Enhanced Memory
Additional Components
for Enhanced Memory:
R15 50fl
Diodes 1N914
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VREF
tA wxo
RM
Y F_
U2B U2C
Output
Simple XYZ Interface:
This inexpensive and simple interface is excellent for XYZ applications. With properly
controlled multiplexer switching, the output easily becomes time division multiplexed. This
circuit, coupled with a microcontroller like the 68HC05, is ideal for touch pads that measure
X and Y coordinates, as well as normal force (Z). RM is the measuring resistor that is chosen
to optimize the output to the desired force sensitivity. U1A and U1B are unity gain buffer.':,.
The combination of R1, C1, U2C and UIB is a basic sample and hold buffer. The multiplexer,
U2, can be driven by a rnicrocontroller or by three separate oscillator lines. The MUX
segment U2A switches between the X positionalrneasurement and the force (Z)
measurement. The segment U2B toggles between the X-Z and the Y measurements. Finally,
U2C toggles between sampling and holding, to prevent any leakage into the output of U1A.
This interface does not account for the positional corruption of the force measurement (see
TechNote 2-1). This error can be handled by the controlling software if greater force accuracy
is required.
Suggested Components:
U1
U2
Op-amp, LM358
Multiplexer, CD4053
RM lOOkf'/
R1 lOk.Q
C1 0.001 p.F
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I
!
!
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Cross Point Matrix Array Measuring Interface:
This circuit is the basis of the interface necessary to
access a complex array that is set up in a row-column
matrix. When implemented correctly, this interface
eiiminates all possible sneak paths (current paths that
give incorrect readings) that may occur. For a detailed
analysis of the current-to-voltage converters (U2A-D)
that are used at the outputs, see TechNote 1-7.
[__ !R1 ] VREF(-)
[_"_ i RIJ
r iRI Row
Address
RG
RC
RG _ A:
/
RG Column
Address
VOUT (+)
Suggested Components:
U1 (A-D) LM324, TL074
U2 (A-D) LF353, LF444
R1 100kf_
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,y
%
ItLa]'U
Column
Address
[__ !RI _ VREF(-)
Address
Simplified Cross Point Matrix Array Measuring Interface:
This circuit is similar to the interface illustrated in TechNote 4-1. The simplification of
multiplexing to a single current-to-voltage converter decreases the component count,
but increases the line settling time. For a detailed analysis of the current-to-voltage
converter (U2) that is used at the output, see TechNote 1-7.
Suggested Components:
U1 (A-D) LM324, TL074
U2 LF353, LF444, LF411, LF441
R1 100k..q
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U2A
_ Row
Address
RG
Rc
U2B
VOUT(+)
Column
Address
4 Zone Bridge Array Measuring Interface:
This interface is a derivative of the circuit described in TechNote 4-1. It can be useful
in applications where a 4 zone array is desired, like joysticks and cursor controllers.
For a detailed analysis of the current-to-voltage converters (UIC-D) that are used at
the outputs, see TechNote 1-7.
Suggested Components:
U1 (A-D) LM324
U2(A-B) CD4053
R1 100k.Q
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VREF (-)
J
RG
VOUT
Common Bus Array Current-to-Voltage Converter:.
For arrays of FSRs that have a single common bus for all of the active areas, this
circuit is useful. Based on the current-to-voltage converter, this interface allows the
time multiplexed sampling of any number of FSRs in a common bus array.
The performance of the current-to-voltage converter (U1) is described in TechNotes
1-7 and 1-8.
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FSR TM Integration Guide & E,qaluation Parts Catalog
Interlink has designed this document to help our customers integrate Force Sensing Resistor TM
(FSR TM) devices. It is intended to be used by engineers during the early phases of new product
design. In it you will find:
Pg. 2
Pg. 4
Pg. 6
Pg. 7
Pg. 14
Pg. 15
The FSR -- An overview of FSR technology.
This is a brief summary of FSR technology. It focuses
on the key characteristics that help an engineer deter-
mine the applicability of the FSR.
FSR Integration Notes -- A step-by-step guide to optimal use.
This is a step-by-step approach to designing a system or
product with optimal mechanical and electrical inter-
faces, with a concentration on repeatability and repro-
ducibility.
FSR Usage Tips -- The do's and don'ts.
These tips focus on the handling, connecting, affixing
and integrating of the FSR. Any critical precautions are
also noted.
Evaluation Parts Catalog -- Descriptions and dimensions.
To simplify the evaluation and understanding of FSR
technology, Interlink offers a line of "off-the-shelf" FSR
devices in a variety of shapes, sizes and configurations.
They give design engineers the ability to make mock-
ups of their FSR applications, thus establishing a "proof-
of-concept" and allowing the final custom FSR design
parameters to be determined. Additionally, the evalua-
tion parts are ideal for use in applications that require
low volumes and/or short lead times.
In this section are engineering drawings and material
summaries for each of the evaluation parts. These show
the basic dimensions of each different part and list the
base materials from which they are made. Additionally,
all critical parameters are detailed.
General FSR Characteristics -- The typical attributes.
These are the general characteristics, manufacturing and
design parameters, and tolerances of the typical FSR.
Glossary of Terms -- The terminology associated with the FSR.
Interlink Electronics is manufactures custom FSR devices that meet the needs of specific customer
applications. FSR devices can be produced in almost any shape, size, and geometry. Additionally,
the FSR can be integrated with other flexible film and flat panel technologies, such as electrolumines-
cent and fiber-optic backlighting, flexible LCDs, and flat or embossed graphic overlays. To discuss a
custom design or to obtain a quote, contact your local Interlink Sales Representative or call Interlink
Electronics at (805) 484-8855 and ask for Sales Support.
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The FSR
An C)verview of FSR Technology
The Force Sensing Resistor TM (FSR TM) is a polymer thick film (PTF) device which exhibits a decrease
in resistance with an increase in the force applied to the active surface. Its force sensitivitv is opti-
mized for use in human touch control of electronic devices. The FSR is not a load cell or strain gauge,
though it has similar properties. The FSR is not suitable for precision measurements.
FSR Construction
Layers
1. Flexible substrate with
printed semi-conductor
2. Spacer adhesive
3. Flexible substrate with printed
interdigitating electrodes
Spacer opening
J
; Vent
:::..... Active area
Force vs. Resistance
The FSR force vs. resis-
tance characteristic
shown in Figure 1
provides an overview of
the FSR's typical re-
sponse behavior. For
interpretational conve-
nience, the force vs.
resistance data are
plotted on a log/log
format. These data are
representative of our
typical devices, with this
particular force-resist-
ance characteristic being
the response of evalua-
tion part # 302 (0.5" [12.7
mm] diameter circular
active area). A stainless
steel actuator with a 0.4"
[10.0 mm] diameter
hemispherical tip of 60
durometer polyurethane rubber was used to actuate the FSR. In general, the FSR's response approxi-
mately follows an inverse power-law characteristic (roughly l/R).
Referring to Figure 1, at the low force end of the force-resistance characteristic, a switch-like response
o is evident. This turn-on threshold,
or "break force", that swings the
u resistance from greater than 1 Mr2 to
about 100 k_ (the beginning of the
dynamic range that follows aP--
power-law) is determined by the
o
"_ substrate material, overlay thickness
and flexibility, and spacer-adhesive
> thickness (the gap between the
ua facing conductive elements). Break
force increases with increasing
substrate and overlay rigidity, and
L9 spacer-adhesive thickness. Elimi-
= nating the adhesive, or keeping itO
"_
well away from the area where the
__oI force is being applied (such as the
center of a large FSR device), will
give the FSR a low r rest resistance
(e.g. stand-off resistance). Any pre-
] loading of a FSR will also yield the
same result.
Force vs. Resistance
!
8
=.
rv
1000 :]L::.:/!:-::i::::.L.'! ::!:!::.:.::!G=.-::.:!:'_UI_]!L::LT[!'::LU::
........ _ '-! • ; ............................. ;"':-rE ....................
7: : '.. 4.........:_1-: - .-'- • 1. ;.;._:.,_,i7 .: ..... : :
i i '' :' 0
.i![--,7.;: _7_[i7Y.!.: "-L-_!_]-:.TI:-_-T::'_:_2_2-:2?::"-! _72 :/........._T.T._1- ............... r ............
4 : £-: 2.:.
I .......... :' ................... +-.-dr- ................
10 1O0 1000 10000
Force (g)
II.F-31
At the high force end of the dy- Force vs. Conductance (0-10 Kg)
namic range, the response deviates , , . .
from the power-law behavior, and
eventually saturates to a point 0.5 2.0
where increases in force yield little t
or no decrease in resistance. For the
FSR device under the test condi- _" 0.4 2.5
tions of Figure 1, this saturation _-_ __
_.G 0.3 3.3 "_"force is beyond 10 kg. The satura-
tion point is more a function of _ ,-
pressure than force. The saturation _ 0.2 5.0
pressure of the typical FSR is on the _= _
order of 100 to 200 psi. For the data _ 0.1 10 rv
shown in Figures 1, 2 and 3, the
actual measured pressure range is 0 0.0
to 175 psi (0 to 22 lbs applied over
0.125 in2). Forces higher than the 0 2000 4000 6000 8000 10000
saturation force can be measured by Force (g)
spreading the force over a greater Figure 2
area; the overall pressure is then
kept below the saturation pressure
of the FSR, and dynamic response is
maintained. However, the converse Force vs. Conductance (0-1 Kg) Low Force Range
of this effect is also true, smaller
actuators will saturate the FSR
earlier in the dynamic range, since
the saturation pressure is reached at O.lO ' 1o.o
a lower force. ' "'"
0.08 -12,5
c
Force vs. Conductance _ 0.06 -16.?
In Figure 2, the force is plotted vs. o¢"
conductance (the inverse of resis- _ 0.04 -25.0
tance: 1/R). This format allows _= ._'a
interpretation on a linear scale. For _ 0.02 _50.0
reference, the corresponding
resistance values are also included 0.00
on the right vertical axis. A simple 0 200 400 600 800 1000
circuit called a current-to-voltage Force (g)
converter (see TechNotes - Suggested
Interfaces) gives a voltage output
directly proportional to FSR con-
ductance and can be useful where
response linearity is desired. Figure 2 also includes a typical part-to-part repeatability envelope.
This error band determines the maximum accuracy of any general force measurement. The spread or
width of the band is strongly dependent on the repeatability of any actuating and measuring system,
as well as the repeatability tolerance held by Interlink during FSR production. Typically, the part-to-
part repeatability tolerance held during manufacturing ranges from + 15% to + 25% of an established
nominal resistance.
Figure 3 highlights the 0-1 kg (0-2.2 lbs) range of the force-conductance characteristic. As in Figure 2,
the corresponding resistance values are included for reference. This range is common to human
interface applications. Since the conductance response in this range is fairly linear, the force resolu-
tion will be uniform and data interpretation simplified. The typical part-to-part error band is also
shown for this touch range. In most human touch control applications this error is insignificant,
since human touch is fairly inaccurate. Human factors studies have shown that repeatability errors
of less than + 50% are difficult to discern by touch alone.
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FSR Integration Notes
A Step-by-Step Guide to Optimal Use
For best results, follow these seven steps when beginning any new product design, proof-of-concept,
technology evaluation, or first prototype implementation:
.
,
Start with Reasonable Expectations (Know Your Sensor).
The FSR is not a strain gauge, load cell or pressure transducer. While it can be used for
dynamic measurement, only qualitative results are generally obtainable. Force accuracy
ranges from approximately + 5% to + 25% depending on the consistency of the measurement
and actuation system, the repeatability tolerance held in manufacturing, and the use of part
calibration. For force and position sensing Linear Potentiometers (LPs) and XYZ Touch Pads,
positional accuracy is excellent, generally better than + 1% of full length.
Accuracy should not be confused with resolution. The force resolution of FSR devices is
better than + 0.5% of full use force. The positional resolution of LPs and XYZs ranges from
0.003" to 0.020", depending on the nature of the actuator used.
Choose the Sensor that Best Fits the Geometry of Your Application.
Usually sensor size and shape are the limiting parameters in FSR integration, so any evalua-
tion part should be chosen to fit the desired mechanical actuation system. In general, stan-
dard FSR products have a common semiconductor make-up, and only by varying actuation
methods (e.g. overlays and actuator areas) or electrical interfaces can different response
characteristics be achieved.
. Set-up a Repeatable and Reproducible Mechanical Actuation System.
When designing the actuation mechanics, follow these guidelines to achieve the best force
repeatability:
• Provide a consistent force distribution. FSR response is very sensitive to the distribution of
the applied force. In general, this precludes the use of dead weights, since exact duplication
of the weight distribution is rarely repeatable cycle-to-cycle. A consistent weight (force)
distribution is more difficult to achieve than merely obtaining a consistent total applied
weight (force). As long as the distribution is the same cycle-to-cycle, then repeatability will
be maintained. The use of a thin elastomer between the applied force and the FSR can help
absorb error from inconsistent force distributions.
• Keep the actuator area, shape, and compliance constant. Changes in these parameters
significantly alter the response characteristic of a given sensor. Any test, mock-up or evalua-
tion conditions should be closely matched to the final use conditions. The greater the cycle-
to-cycle consistency of these parameters, the greater the device repeatability. In human
interface applications where a finger is the mode of actuation, perfect control of these param-
eters is not generally possible. However, human force sensing is somewhat inaccurate; it is
rarely sensitive enough to detect differences of less than + 50%.
• Control actuator placement. In cases where the actuator is to be smaller than the FSR active
area, cycle-to-cycle consistency of actuator placement is necessary. A caution: the FSR's
layers are held together by an adhesive that surrounds the electrically active areas. If force is
applied over an area which includes the adhesive, the resulting response characteristic will
be drastically altered. In an extreme case (e.g., a large, flat, hard actuator that bridges the
bordering adhesive), the adhesive can prevent the FSR from being actuated.
• Keep actuation cycle time consistent. Because of the time dependence of the FSR resistance
to an applied force, it is important when characterizing the sensor system to assure that
increasing loads (e.g. force ramps) are applied at consistent rates (cycle-to-cycle). Likewise,
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static force measurements must take into account the settling time of the FSR. This time is
dependent on the mechanics of actuation and the amount of force applied, and is usually on
the order of seconds.
Use the Optimal Electronic Interface.
In most product designs, the critical characteristic is Force vs. Output Voltage, which is
controlled by the choice of interface electronics. A variety of interface solutions are detailed
in Interlink's TechNotes - Suggested Interfaces. Summarized here are some suggested circuits
for common FSR applications.
* For FSR Pressure or Force Switches, use the simple interfaces detailed on pages 1-5 and 1-6
of the TechNotes - Suggested Interfaces.
• For dynamic FSR measurements or Variable Controls, a current-to-voltage converter
(TechNotes - Suggested Interfaces, pages 1-7 and 1-8) is recommended. This circuit produces an
output voltage that is inversely proportional to FSR resistance. Since the FSR resistance is
roughly inversely proportional to applied force, the end result is a direct proportionality
between force and voltage; in other words, this circuit gives roughly linear increases in
output voltage for increases in applied force. This linearization of the response optimizes the
resolution and simplifies data interpretation.
• For position and force measurement with Linear Potentiometers, use the circuits detailed
on pages 2-1 and 2-2 of the TechNotes - Suggested Interfaces.
• For X-Y position and force (Z) measurement with XYZ Touch Pads, use the interface on
page 3-1 of the TechNotes - Suggested Interfaces. Also refer to the notes on pages 2-1 and 2-2,
since the XYZ Touch Pad is a combination of two orthogonal Linear Potentiometers.
• For pressure profiling with a FSR Matrix Array, the circuit on page 4-1 of the TechNotes -
Suggested Interfaces illustrates the basics of the interface needed for an arrav in a row-column
matrix.
Develop a Nominal Voltage Curve and Error Spread.
When a repeatable and reproducible system has been established, data from a group of FSR
parts can be collected. Test several FSR parts in the system. Record the output voltage at
various pre-selected force points throughout the range of interest. Once a family of curves is
obtained, a nominal force vs. output voltage curve and the total force accuracy of the system
can be determined.
Use Part Calibration if Greater Accuracy is Required.
For applications requiring the highest obtainable force accuracy, part calibration will be
necessary. Two methods can be utilized: gain and offset trimming, and curve fitting.
Gain and offset trimming can be used as a simple method of calibration. The reference
voltage and feedback resistor of the current-to-voltage converter are adjusted for each FSR to
pull their responses closer to the nominal curve.
Curve fitting is the most complete calibration method. A parametric curve fit is done for the
nominal curve of a set of FSR devices, and the resultant equation is stored for future use. Fit
parameters are then established for each individual FSR (or sensing element in an array) in
the set. These parameters, along with the measured sensor resistance (or voltage), are
inserted into the equation to obtain the force reading. If needed, temperature compensation
can also be included in the equation.
Refine the System.
Spurious results can normally be traced to sensor error or system error. If you have any
questions, contact Interlink's Applications Engineers to discuss your system and final ciata.
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FSR Usage Tips
The Do's and Don'ts
Do's
• Do follow the seven steps of the FSR Integration Guide.
• Do, if possible, use a firm, fiat and smooth mounting surface.
• Do be careful if applying FSR devices to curved surfaces. Ere-loading of the device can
occur as the two opposed layers are forced into contact by the bending tension. The device
will still function, but the dynamic range may be reduced and resistance drift could occur.
The degree of curvature over which an FSR can be bent is a function of the size of the active
area. The smaller the active area, the less effect a given curvature will have on the FSR's
response.
• Do avoid air bubbles and contamination when laminating the FSR to any surface. Use
only thin, uniform adhesives, such as Scotch@ brand double-sided laminating adhesives.
Cover the entire surface of the sensor.
• Do be careful of kinks or dents in active areas; they can cause false triggering of the sensors.
• Do protect the device from sharp objects (e.g. pens on XYZ pads). Use an overlay, such as a
polycarbonate film or an elastomer, to prevent gouging of the FSR.
• Do use soft rubber or a spring as part of the actuator in designs requiring some travel..
Don'ts
• Do not kink or crease the tail of the FSR device if you are bending it; this can cause breaks
in the printed silver traces. The smallest suggested bend radius for the tails of evaluation
parts is about 0.1" [2.5 mm]. In custom sensor designs, tails have been made that bend over
radii of 0.03" [0.8 mm]. Also, be careful if bending the tail near the active area, this can cause
stress on the active area and may result in pre-loading and false readings.
• Do not block the vent. FSR devices typically have an air vent that runs from the open active
area down the length of the tail and out to the atmosphere. This vent assures pressure
equilibrium with the environment, as well as allowing even loading and unloading of the
device. Blocking this vent could cause the FSR to respond to any actuation in a non-repeat-
able manner. Also note that if the device is to be used in a pressure chamber, the vented end
will need to be kept vented to the outside of the chamber; this allows for the measurement of
the differential pressure.
• Do not solder directly to the exposed silver traces. With flexible substrates, the solder joint
will not hold and the substrate can easily melt and distort during the soldering. Use
Interlink's standard connection techniques, such as solderable tabs, }loused female contacts,
Z-axis conductive tapes, or ZIF (zero insertion force) style connectors.
° Do not use cyanoacrylate adhesives (e.g. Krazy Glue@) and solder flux removing agents.
These degrade the substrate and can lead to cracking.
• Do not apply excessive shear force; this can cause delamination of the layers.
• Do not exceed 1 mA of current per square centimeter of applied force (actuator area); this
can irreversibly damage the device.
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Evaluation Parts
Descriptions and Dimensions
Part #300 (1/5" Circle)
r" - -_ _" -
i
i
I
i
i
r
300O. ,
[7.61 1.500
[38.11
0.250
i
[6.41
i
i
Active Area 0.2" [5.0] diameter
Nominal Thickness 0.010" [0.25]
Material Build:
Semiconductive Layer
0.004" [0.10] Stabar (PES)
Spacer Adhesive
0.002" [0.05] Acrylic
Silver Layer
0.004" [0.10] Stabar (PES)
Part #301 (1/4" Square)
i
0.470 1.920
[11.91 [48.81
0.300
[7.6]
I
Active Area 0.25" [6.3] x 0.25" [0.3]
Nominal Thickness 0.014" [0.36]
Material Build:
Semiconductive Layer
0.005" [0.13] Ultem (PEI)
Spacer Adhesive
0.004" [0.10] Acrylic/polyester
Silver Layer
0.005" [0.13] Ultem (PEI)
Dimensions in brackets: millimeters. Dimensional Tolerance: + 0.015" {0.4]. Thicbwss Tolerance: + 10%
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Part #302 (1/2" Circle - Ultem)
0.300
[7.61
t
i
I
i - "_- -iii -
i
i
I
0.720
[18.31 '.
2.130
[5i'11
L
t _ _- -_ ,.<.- -
Active Area 0.5" [12.7] Diameter
Nominal Thickness 0.014" [0.36]
Material Build:
Semiconductive Layer
0.005" [0.13] Ultem (PEI)
Spacer Adhesive
0.004" [0.10] Acrylic/polyester
Silver Layer
0.005" [0.13] Ultem (PEI)
Note: Although #302 and #303 are the same design, #302 is made with
Ultem, a base film that is amber in color, somewhat inflexible, and
very environmentally durable; #303 is made with Stabar, a base film
that is transparent, thinner, more flexible, less chemically resistant,
and slightly more sensitive to low forces than the Ultem based
version.
Part #303 (1/2" Circle - Stabar)
0.720
[18.3]
0.300
[7.61
I
i
j Illl _
I
I I
- - - _ _ -
14.- -
IIill
Active Area 0.5" [12.7] Diameter
Nominal Thickness 0.012" [0.30]
Material Build:
Semiconductive Layer
0.004" [0.10] Stabar (PES)
Spacer Adhesive
0.004" [0.10] Acrylic/polyester
Silver Layer
0.004" [0.10] Stabar (PES)
Dimensions in brackets: millimeters. Dimensio,al Tolerance: +__0.015" {0.4]. Thickness Tolerance: +_10%
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1.100
[27.9]
Part #304 (7/8" Circle)
i
0.300
[7.6]
t
b
i
i
NE
i_1,t
2.510
[63.81
i
i
t
i
p
a
Active Area 0.875" [22.2] Diameter
Nominal Thickness 0.017" [0.43]
Material Build:
Semiconductive Layer
0.005" [0.13] Ultem (PEI)
Spacer Adhesive
0.007" [0.17] Acrylic/polyester
Silver Layer
0.005" [0.13] Ultem (PEI)
i
!_
I
I
Part #306 (1-1/2" Square)
-'1
0.._00
[7.6]
3.300
[83.8]
pq.--
Active Area 1.5" [38.1] x 1.5" [38.1]
Nominal Thickness 0.017" [0.43]
Material Build:
Semiconductive Layer
0,005" [0.13] Ultem (PEI)
Spacer Adhesive
0.007" [0.17] Acrylic/polyester
Silver Layer
0.005" [0.13] Ultem (PEI)
Dimenszons ip_brackets: millimeters. Dimensio_al Tolerance: +_0.015'" [0.4]. Thickness Tolerance: +_10%
0
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Part #308 (24" Trimmable Strip)
. .,., 4_ _ . 0.600
[15-21
I
I
\.1 T
!
I
--4
24.000
[609.61
0.500
I [12.7l!
l
' J-
Active Area
Nominal Thickness
24" [609.6] x 0.25" [6.3]
0.0]0" [0.25]
.Material Build:
Semiconductive Layer
0.004" [0.10] Stabar (PES)
Spacer Adhesive
0.0035" [0.0893 Acrylic
Silver Layer
0.004"[0.102 Stabar(PES)
Dimensions in brackets: millimeters. Dime,lsiomd Tolerance: +_0.015"' {0.41. Thickness Tolerance: +_10%
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Part #350 (256 Zone Matrix Array)
16 sensor by 16 sensor addressable array
I
I
I
i
9.230
[234.5]
0.860
[21.81
i
i
T
Active Area
Nominal Thickness
Sensing Elements
Spacing:
Between Elements
Center-to-Center
, 9.470 ....................... __
r4 ....................
, [240.51 ,
i
1.160 .... .._ _.
[29.51 ,,
__ ........... 5.740.
[145.81
8" [203.2] x 8" [203.2]
0.012" [0.30]
0.35" [8.91 x 0.35" [8.91
0.15" [3.81
0.5" I12.7]
t
[7!"0] / \
Columns 1-16
1.470 __.
[37.31
i!!LII!lillli1 
Rows 1-16 '
i
i
i
__ _ . 1.760 _ _,.1
[44.71
Material Build:
Semiconductive Layer
0.004" [0.10] Stabar (PES)
Spacer Adhesive
0.004" [0.10] Acrylic/Polyester
Silver Layer
0.004" [0.10] Stabar (PES)
Dimensions in brackets: millimeters. Dime.sional Tolerance: + 0,015" {0,41. Thickness Tolerance: +_10%
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Part #360 (4" Linear Potentiometer)
,.4_ _ _1.000_ _ ._,
I
i
i
I
0.350
[8.91
[25.4] '
I
" i
I i
I , , ,
I
0.350
[8.91
i
i
i
4.500
[114.3]
l 2!oo
i
Active Area 0.5" [12.7] x 4" [101.6]
Nominal Thickness 0.017" [0.43]
Material Build:
Semiconductive Layer
0.005" [0.13] Ultem (PEI)
Spacer Adhesive
0.007" [0.17] Acrylic/polyester
Silver Layer
0.005" [0.13] Ultem (PEI)
Dimel_sions in brackets: millimeters. Dimensional Tolerance: + 0.015" [0.4]. Thickness Tolermlce: +_10_
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Part #370 (XYZ Pad)
J
I
i
I
I
I
J
I
I
I
3.350
[85.11
__ 2.870
I
[72.9]
I
I
0.i30
[5.8]
0.350
[8.9]
0.660
[16.8] Active Area
Nominal Thickness
Material Build:
Silver Layer - X
0.004" [0.10] Melinex (PET)
Spacer Adhesive
0.002" [0.05]] Acrylic
2.3" [58.4] x 2.8" [71.1]
0.016" [0.40]
Semiconductive Layer
0.004" [0.10] Stabar (PES)
Spacer Adhesive
0.002" [0.05] Acrylic
Silver Layer-Y
0.004" [0.10] Melinex (PET)
Dimensions m brackets: millimeters. Dimensional Tolermlce: + 0.015"' [0.4]. Thickness Tolerance: +_ 10¢7, ,
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General FSR Characteristics
These are typical parameters. The FSR is a custom device and can be made for use outside these characteristics.
Consult Sales Engineering with your specific requirements.
Simple FSR Devices and Arrays
Parameter
Size Range
Device Thickness
Force Sensitivity Range
Pressure Sensitivity Range
Part-to-Part Force Repeatability
Single Part Force Repeatability
Force Resolution
Break Force (Turn-on Force)
Stand-Off Resistance
Switch Characteristic
Device Rise Time
Lifetime
Temperature Range
Maximum Current
Sensitivity to Noise/Vibration
EMI/ESD
Lead Attachment
Value
Max = 20" x 24" (51 x 61 cm)
Min = 0.2" x 0.2" (0.5 x 0.5 cm)
0.008" to 0.050" (0.20 to 1.25 mm)
< 100 g to > 10 kg
< 1.5 psi to > 150 psi
(< 0.1 kg/cm 2 to > 10 kg/cm -_)
+ 15% to ± 25% of
established nominal resistance
+ 2% to_+ 5% of
established nominal resistance
Better than 0.5% full scale
20 g to 100 g (0.7 oz to 3.5 oz)
>lMfl
Essentially zero travel
1-2 msec (mechanical)
> 10 million actuations
-30°C to +170°C
1 mA/cm 2of applied force
Not significantly affected
Passive device--not damaged bv EMI or ESD
Standard flex circuit techniques
Notes
Anyshape
Dependent on materials
Dependent on mechanics
Dependent on mechanics
With a repeatable
actuation system
With a repeatable
actuation system
Dependent on mechanics
andFSR build
Unloaded, unbent
Dependent on materials
For Linear Pots and XYZ Touch Pads
Parameter Value Notes
Positional Resolution
Positional Accuracy
0.003" to 0.02" (0.075 to 0.5 mm)
better than + 1% of full length
Dependent on
actuator size
FSR terl finology is defined on pages 15 and 16 of this guide.
The prodvct information contained in this document is designed to provide general information and guidelines only and must
not be used as an implied contract with Interlink Electronics. Acknowledging our policy of continual product development, we
reserve the right to change without notice any detail in this publication. _ince InterlinKhas no control over the conditions and
method of use of our products, we suggest that any potential user confirm their suitability before adopting fllem for commercial
use.
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Active Area
Actuator
Applied Force
Array
Break Force
Cross-talk
Drift
Durometer
EMI
ESD
False Triggering
Fixed Resistor
Footprint
Force Resolution
FPSR"
FSR"
Graphic Overlay
Housed Female
Connector
Hysteresis
Interdigitating Electrodes
Lead Out or
Busing System
Glossary of Terms
The area of an FSR'" device that responds to normal force with a decrease
in resistance.
The object which contacts the sensor surface and applies force to the FSR.
The force applied by the actuator on the active area of the sensor.
Any grouping or matrix of FSR sensors which can be individually actu-
ated and measured.
The minimum force required, with a specific actuator size, to cause the
onset of the FSR response.
Measurement noise or inaccuracies of a sensor as a result of the actuation
of another sensor on the same substrate. See also False Triggering.
The change in resistance with time under a constant (static) load. Also
called Resistance Drift.
The measure of the hardness of rubber.
Electromagnetic Interference.
Electrostatic Discharge.
The unwanted actuation of a FSR device from unexpected stimuli; e.g.,
bending or cross-talk.
The printed resistor on Linear Potentiometers and XYZ pads that is used
to measure position.
Surface area and force distribution of the actuator in contact with the
sensor surface.
The smallest measurable difference in force.
Force and Position Sensing Resistor _. Force sensing Linear Potentiom-
eters and XYZ pads.
Force Sensing Resistor. A polymer thick film device which exhibits a
decrease in resistance with an increase in force applied normal to the
device surface.
A printed substrate that covers the FSR. Usually used for esthetics and
protection.
A stitched on AMP connector with a receptacle (female) ending. A black
plastic housing protects the contacts. Suitable for removable ribbon cable
and header pin attachment.
In a dynamic measurement, the difference between instantaneous force
measurements at a given force for an increasing load versus a decreasing
load.
The conductor grid. An interweaving pattern of linearly offset conductor
traces used to achieve electrical contact. This grid is shunted by the
semiconductor layer to give the FSR response.
The method of electrically accessing each individual sensor.
©
cd3
,.<
©
c_
o
Ch
_c.
<
o
C3
©
15
II. F-44
©>
G9
O
7
rd3
16
Lexan _
Linear Potentiometer (LP)
Melinex +
Part or Device
Pin Out
Positional Accuracy
Positional Resolution
Repeatability
Response Characteristic
Saturation Pressure
Sensor
Solder-tabs
Space and Trace
Spacer Adhesive
Stabar _
Stand-off
Stand-off Resistance
Substrate
Tail
Ultem +
XYZ Pad
Polycarbonate. A substrate used for graphic overlays and labels. Available
in a variety of surface textures.
A FSR device which simultaneously measures force and position of an
actuator along a line.
• -T\|Polyester (PET), also Mylar .A hazy semi-transparent substrate with low
temperature and chemical resistance, but with excellent flexibility and low
COSt.
The FSR. Consists of the FSR semiconductive material, conductor, adhe-
sives, graphics or overlays, and connectors.
The description of a FSR's electrical access at the connector pads (tail).
For LPs and XYZs, the ability to measure the absolute position of a given
force.
Also for LPs and XYZs, the smallest measurable difference in position.
The ability to repeat, within a tolerance, a previous response characteristic.
The relationship of force or pressure vs. resistance.
The pressure level beyond which the FSR response characteristic deviates
from its inverse power law characteristic. Past the saturation pressure,
increases in force yield little or no decrease in resistance.
Each area of the FSR device that is independently force sensitive (as ir_ an
array).
Stitched on AMP connectors with tab endings. Suitable for direct PC board
connection or for soldering to wires.
The widths of the gaps and fingers of the conductive grid; also called pitch.
The adhesive used to laminate FSR devices together. Dictates stand-off.
Polyethersulfone (PES). A transparent substrate with moderate tempera-
ture and chemical resistance and good flexibility.
The gap or distance between the opposed polymer film layers when the
sensor is unloaded and unbent.
The FSR resistance when the device is unloaded and unbent.
Any base material on which the FSR semi-conductive or metallic polymers
are printed. (For example, polyetherimide, polyethersulfone and polyes-
ter films).
The region where the lead out or busing system terminates. Generally, the
tail ends in a connector.
Polyetherimide (PEI). A yellow, semi-transparent substrate with excellent
temperature and chemical resistance and limited flexibility.
A FSR device which simultaneously measures force and position of an
actuator in a plane.
Interlink Electronics holds international patents fo/" its Force Sensing Resistor technology.
FSR and Force Sensing Resistor are trademarks of Interlink Electronics, Interlink and the six dot logotype are registered marks of
Interlink Electronics.
Ultem and Lexan are a registered trademarks of G.E,, Stabar and Melinex are registered trademarks of ICl.
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APPENDIX II.G
Motor Driver Data Sheets
II.G- 1
SGS-THOMSON L6201L6202-L6203
DMOS FULL BRIDGE DRIVER-
• SUPPLY VOLTAGE UP TO 48 V
• 5A MAX PEAK CURRENT (2A max. for L6201 )
• TOTAL RMS CURRENT UP TO
L.6201. "A; L6202: 1,5A; L6203: 4A
= Ros (oN) 0.3 ,q (typical value at 25 _)
• CROSS CONDUCTION PROTECTION
• "I-I'L COMPATIBLE DRIVE "
• OPERATING FREQUENCY UP TO 100 KHz
• THERM,-%. SHUTDOWN
= INTERNAL LOGIC SUPPLY
• HIGH EFFICIENCY
DESCRIPTION
Tne i.C. is ;t Fu_!br_ge d:_.'er fer rector ccntrol a_-
plications r_alized in Mu(t_s-3'wer-BCD te,chno(c,?,y
which combines isolated E_MOS l:)ower tm,_nsist_rs
wkh CMOS a.nd B;p_.'a¢ circuits on the same cm;.
By using mixed technology {t has been possibte to
optimize th_ logic circuitry and the.power stage to
achieve th=, best possibte perfo_. The
DMOS output trar_stors can operate at suj:._1_.
voltages up to 48 V and efficierrdy at high switch-
BLOCK DIAGRAM
PRE_flNAFIY DATA
[ ' .:,:MULT1P_ER BCD TECHNOLOGY
| --
Powetdlp 1_+3+3 SO20 {12+4+.4)
Multtwatt11
ORDE.RiNG NUMBEFIS:
L6202 (Powsr_ip)
L5"2C3(Mu(L_-,va,_;
ing speeds, AJl Me logic inputs are "FFL., CMO$
•and p.C compatJble.,Eaoh channel (haft-bridge) of
the device is controlled by a separate logic input,
while a common enable controls both channels,
The t.C. is mounted in three different packages.
UOLTRGE
_HI IN2
371
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L6201-L6202-L6203
PIN CONNECTIONS (Top view)
SENSE FT
ENABLE
N.c. c"r
GND FT',
GNO rT
GHO CI
G,_D CZZ
r4.c. CZI:
OUT. 2
_U,, F'r
2 19
3 t8
4 17
S 16
6 t5
7 14
8 13
9 12
le t%
MULTIWAl'r11
Ure_
BOOT 2
"T7 IN.2
T-) 6NO
T-'I GNO
;NO
GND
IN.t
BOOT !
OUT. t
2/15
372
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PINS FUNCTIONS
Func_on
L6201-L6202-L6203
Device
 zo'2
I " 1 10
2 I 2" ' 11'
I
SENSE
|
, ENabLE
IN.C.
GND
GND
GND
N.G.
JH
OUT2
Vl
OUT i
BOOT1
INi
GND
GND
GND
_N2
BOOT2
Vf¢
&BSOLUTE I_IAXII_LIM RATINGS
A resistor R_._._ connected to this pin D,'oviaes feedback for molor
current control.
When a logic high is t;,'esent on this l_in the DMOS POWER tra_sLs-
tots are enabled to be selectively driven by IN1 and IN2.
Nm Connected
Common Ground Terminal
Common Ground TerminaJ
"Common Ground Terminal
Not Connected
i
Duper of 2rid Haft Blidge
Supply Vo4mge
Output of first Haft Bridge I
A boostrap ca_tor connected to th_s_n e_sures efficient orang of t
the upper POWER DMOS transistor. }
from the Mctor Cantro!_e_ /
?
Digital Input
Common Grou .'_JTe ,rm.na_
Co,re.mortGround Terminal
Common Ground Termi.'_
Dk3_-_Input from :he Motor Controller
A boos_ap _itO¢ connected to_ pinensures efficient drMng oi
theupperPOWER D_ traasismr.
In_n_ v61tagereference. A cacmdmr from this pin _o GND is
rea}m_. 1"he irrtemaJRef. Voltage c_n source o_rta current of
2mA mgx.
Symbol Parm'netet Value Unit
% Power Supply 52. V
Voo Differential Output Voltage (between Out1 and Out2.) 60 V
-0.3to +7 VVm, Vf_} input or En_o_eVa,ff_3e
Pulsed OutputCurrent for L620?.J03(Note 1)
- Non Repetitive (< 1 ms) for 1-8201
for LS20?J93
DE;Output Current for L6201 (Note 1)
5
5
10
1
A
A
A
A
V==_,_ Sensing Voltage - 1 to + 4 V ,
V_ Boostrap Peal( Voltage 60 V
P=
4
5
2O
0.9
1.3
2.3
Total Power Dissipation:
T;_=. 90_C for L6201
for L6202
T,=,w_- 90_C for L6203
T_._ - 70=C for L6201 (Note 2)
for L620'2 (Note 2)
for '..6203 (Note 2)
W
w
W
W
W
W
T_ng. Tj Storage and Jun_on Temperature - 40 to + 150 °C
ole 1 : Pl.lise _ tirn:,t_<_'only by junebO_ I¢,rnp_CaZure and l_ansienl thermal imped=_ce (lee It_rmal ct_aractet_sti,".'_)
ore 2: Motml_cl c_r,bo,_d _ minimized d=.ssipaling copper area,.
3/! 5
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THERMAL DATA
Symbol Parameter
Rth j-_,_
Thermal Resistance Junction-pins
Thermal Resis_nce Junction
Thermal Resistance Ju .nction-amo_nt
Value
Un
L6201 L5202 L6203
rr,_x IS
m&x.
max. 85
12
6O
3 t "-C,"
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ELECTRICAL CI-_RACTERISTICS (Refer to the Test Circuits; Ti = 25°C, Vs = 42V, V88_s = 0, unle
other'Mse specified).
Symbol' Psramecer Telrt Condftl 'ons
VII
,= ,
Vre¶
Supp_,Vo_e
Reference Velt_cje IRE.== 2rt_
]FIEF OUII_JI Curre.'Tt
I_ Quiescent Supply Current EN = H VIN = L 1
EN=H V_N,,, H I It.=O
= , t,_) iEN L (Fig._ ^ "
L Commutation :reoueqc¥ ;') !
i
Ml_rl.
12
Typ. Max.
36 48
t3,5
2
15
r
; 30 _03
TI ,,'R"_rmat Shu._c;,.,n _50 i
T_ Deao Time F.'-otec_tion i C,C tL
TPJ_NS_STOP,S
OFF
Unit
V
.... V
i rP_
! mA
V
i :C
aos OnResistance
Drain Source Voltage
Serving Voltage
SOURCE DRAIN DIODE
Fig.4,5
F g.e !
los ,, 1A [ L6201
los = 1.2A I
_os = 3A I L6203
-1
o.3 }
0.3
I 0.36
I o.9
V_
+.m}
J V
V
,, i 'V'
4 i V
.. L__
I tf,
_'orward ON Votlage
Reverse Recover_' Time
Fo_rward Recovery Time
-Fig. 6_ and b
Iso = 1A I..6201 EN = L
Isa=_2.A _ EN=L
!sa =-3A L6_3 F__N= L
L6201
L5202
L6203
fill
-- = 25 A/l_slit
I= = 1A
I= ==1.2A
IF = 3A
o9 ('-)
o.,o(+]
_35(o-)
300
200
i
I v
LOGIC LEVELS
Vm-, V_=NL Input Low Vo!tage
Vtt_ H, VE.'_H Ir_ut High Voltage
h_ L, IE_ _. ' Input Low Current
IIN H, I_l H Input High Current
I 0.8 i V
i_,°i +
30 _ _A
4_15
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ELECTRICAL CHARACTERISTICS (Continued)
LOGIC CONTROL TO POWER DRIVE TIMING
Symbol Parameter Test Cor_dltions
tt IV,) Source Curfew[ Turn-off Delay Fig. 12
t2 (Vi) Source CurrerrtFall 13me Fig, 12
b (Vi) So_rce Currem Turn-on Oelay'
t4 (V_) Source Current RLse Time
ts (Vi) _nk Curreni Turn-off Delay
t_(V+)
t7(Vi)
t8(v0
Sink Currem Fall ]]me
Sink Current Turn-on Detay
i
SinkCurrent Rise]3,me
F_g.12
Fig. 12
F_ _3
Fig. 13
F_. 13
Fig. 13
Mtn. Typ. I Max.
300
20O
400
2O0
30O
200
4O0
200
Unit
ns
ns
n3
ns
ns
I ns
1_
(9L_ni_dbypowerd_
(°')Ins)'nchronoJsrectiNc_'ao,ntY,e _ain-_Do4._cevo'lagedropVDS isshown inf_ 4 (L_'02._3);typicalv'_uefor_e I..6201_soI0.3V.
Figure 1: Typical Normalized Is vs Ti
<;
M3:LE281-85
!
1.2
i
8"91
K1-
-25 -3 25 58 7E
e
E
i !
i .
i _..
-_"C:
Figure 2: Typical Normalized Quiescent Current
vs. Frequency
',<2
2._
2._
1,5
8.5
MglLE2_1"8E
!
Y i
I Is
B 25 5@ 75 188 :IKHz;
Figure 3: Typical NormaJized Is vs. Vs
<3
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Figure 5: NormaEzed Ros (oN,at 25°C vs. Temperature Typical-Values
tfe.gL 6223 " ._, _
'_ i.... i-_] 1---I---F-7
' 1 i
I _DSOhl (Tj I , !!
_'eF-" _oso_ ,T,-25'C_'I' L/' t
, , i I /', I
_._! 1.. ! _X'l i
i / L ! _0.5_ .t I ,,.i f ,
-Sa-25 _ 2'3 5_ ._5 18_ Ti ('C
Figure 6a: Typical Diode Behaviour In
SynchronOLL_IqeGificat_o_(L6201_
,"'__ II B2G. _ -_E
;.SO I r " ]
_n: i l 1
! i
i I i '
a e.z _a.4 a.6 e.8 1 USD(O:
Figure 6b: Typical Diode g_haviour in
Synchronous Rectir,,.safion
_2_.'- E22", ":#
[SO i_'7 _ !-
I
3 t
I /,
8.2
• ./i __
i ¸
i_ ! ' ?
./__',
i Ii /i I ! i i
i_.li. _ ! i ! j ,
8.6 " .e I.-: b'sd.dC,-, .
Flgure 7a: Typical Power Dissipation vs IL(L6201)
_9._L #2_! - _
/ .... L. lm_ !
8 I' _" IGBKHzL-_-_'_ " ""
I i _c=K_ zt_.-"'. ""
,__ I -- q \""-L" I .,
I _--P_ASE CHOPPrHG I
_ ! .... EH.98LE C:-_I3P?-.I _GI
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Rgum 7b: Typic,,al Power Dissipation v-s IL.
(L6202,L6203))
Pd
I_J)
29
s
",2
8
4
a
l i_Js == Ii i, . ",m,H
_ 1=
/
I _ . P'.'\// "
0 : 2 3 _' _, { "" :.
T,_ Sf,S-_
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L6201-L6_2-L6203
Figure 8a: Two Phase Chopping
i
". t, _, . H _._".2 .L
Eh,H _ .'_t_.lta t • t d
Figure 8b: One Phase Chopping
r-f-_
;N " _ rill
I
IH2-_
_*H _Jr_f Lg2_ - S5
I.
I_I-L
rH2.H '_
Figure 8c: Enable Chopping
IN1 -X
[,,i2-X
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TEST CIRCUITS
Figure g: Saturation Vo!tage
o.v.t..
ff3tL,_ZSJr -29
For ZH1 =t_K m.Jt:l=u¢ taCurl_lon: Ut-'H °
%
U2o "L"¢L-A
FOP ]_2 IL_k O_Jt_ut NCtJrl¢¢on: Ut-'H"
SI-B$L,8 > V2.'L"
IL
F-_ure 10: Quiescent Cu_ert
1H1
IN2
"_u2
D.U,T.
_oN
•=L,,ISNOnj_rawx.2_
Figure 11: Leakage Current
,,) _rc:e OUt:_u_B b) Sink. )_ut:_uL1
Us U=
4 °,!
o.u. _. __-1 u. 7.
_GHO i IL_ ' .... _GNO
• IL
M._fLCr_Bf -22
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Figure 12: Source Current Detay 13rues vs. Input Chopper
38U For L628_Us- 44U _or L6282/83
IL
ImBx
U_ , 9B_
INI
IN2
EN
EN o------
O.U.T.
5U
Uin
59%
t
t
W
Figure 13: Sink Current Delay 13mes vs. input Chopper
38U forUs- 44U for
°°t
EN
EN
D.U.T.
L52BI
L5282/83
,,II35Q IL
3U'l'i
0UT2
IL _w
Imaxl
_8% .....................
Uin
379
II .G-IO
L6201-L6202-L6203
CIRCUIT DESCRIPTION
The L6201/2.J3 is a monolithic full bridge switching
motor driver rea_..ed in the new MuRipower-BCD
technology which allows the integration of
multiple, isolated DMOS power transistors plus
mixed CMOSJbipolar control circuits. In this way it
has been possible to make all the control inputs
TTL, CMOS and p.C compatible and eliminate the
necessi_' ol external MOS drive components. The
Logic Dnve is shown in table 1.
Table 1
Inputs
Output Mo=fet= (*)
VE_ = H LI _ IH L
L VE_ = L _ h3_trar_sistors _urned oFF
L = Low H - High X - Oot_rl
t'l Numbersreferre.__oINPUT1or INPUT2_.'o_t_ o_Dut_,?,_:jes
Sink 1, Sink 2
Sink 1, Source 2
Source 1. SiPk 2
Source 1, Source 2
Although the device guarantees the =_bsence of
cross-conduction, the presence of the intrinsic
diodes in the POWER DMOS structure causes
the generation of current spikes on t-he sensing
terminals. "This is due _ ch_ge phe-
nomena in the capacitors C1 & C2 assocJated
with the dram source junctions (fig. 14)• When the
output switches from high to tow, a current spike
is generated associated with the capacitor C1. On
the k_w-to-high transi@on a spike of _e same po-
larity is generated by C2, preceded by a spike of
the opposite polarity due to the charging of the
input capacity of the lower POWER DMOS tran-
sistor (fig. 15).
Figure 14: Intrinsic Structures in the POWER
DMOS Transistors
Us
Cin ___
CI
Uout
C2
_sense
rf_,lL G201 - 25
Figure 15: Current Typical Spikes on the Sens-
ing Pin
I_l..q1& _20_t - 28
'I,°
TRANSISTOR OPERATION
ON State
When one of the POWER DM©S transistor is ON
it can be considered as a resistor R_ ,c._,
throughout the recommended operating range :n
this condi_on me dissipated power is g:ven by :
PoN = RDS (ON)lOS 2"(RMS)
The low Ros (ON) Ot the Multipower-BCD Gocess
can provide high currents with tow power dissipa-
tion.
OFF State
When one of the POWER DMOS transistor is
OFF the VDS voltage is equal to the supply volt-
age and only the leaRage current loss flows. The
power dissipation during this penc'd is given by :
POFF = Ms • IDS.S
The power dissipation is very low and is negligible
in comparison to that dissipated in the ON
STATE.
TransItlona
As already seen above the transistors have an in-
trinsic diode between their source and drain Mat
can operate as a fast freewheeling diode in
switched mode applications. During recirculal_on
with the ENABLE input high, the votlage drop
across Ihe transistor is Ros (oN.,. Io and when it
reaches the diode for'ward voltage it is clamped.
When the ENABLE in_t is _cw, ,,';he POWER
MOS is OFF and the diode carries all of the recir-
cutation current. The power dissipated in the tran-
sitional times in the cycle depends upon the volt-
age-current waveforms and in _ driving mode.
Isee Fig. 7ab and F'_j. 8abc).
Pvans. = los (t) • Vos (t)
!0" 5
38O
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Bo0etrap Capacttom
To ensure that the POWER DMOS transistors are
driven correctly gate to source voltage of typ. 10
V must be guarantaed for all of the N-channel
DMOS transistors. This Is easy to be provided for
the _ower POWER DMOS [ransistors as their
sources are refere_ to ground but a gate voltage
greater than the supply voltage is necessary to
drrve the upper tranststors. This is achieved by an
internal charge pump circuit that guarantees cor-
rect DC drive in combination with the boostrap cir-
cu'it. For efficient charging the value of the
boos..trap capacitor s.hould be greater than the input
capacitance of the power transistor ,which is
around 1 nF. It is recommended that a capacit-
ance of at least 10 nF is used for the bootstrap. If
a smaller capacitor _s used there is a dsk that the
POWER transistors will not be fully turned on and
they will show a h_her RDS (ON). On the other
hand if a e!evated v_lue is used it is possible that
a current spike may be produced in the sense re-
sistor.
Reference Voltage
Tc by_.ass the inte,'_al Ref. Volt. c_rcu_ it is rec-
ommen0ed thaZ a c&_acito: be olaced between its
pm 2"_d ground. A _a!ue of 0.22 _F should be suf-
fic,em for most app&,-_ions. T'_is pin is also pro-
tected against a short circuit to ground: a max.
current of 2mA max. can be sinkedout.
Dead Time
To protect the device against simultaneous con-
duction in both arms of the bridge resulting in a
rail to rail short circuft, the integrated logic control
provides a dead tJrne greater than 40 ns.
Thermal Protection
A thermal protection circuit has been Included
that will disal_e the device if the junction tempera-
ture reaches 150 =C. When the temperature has
fallen to a safe level the device restarts the input
and enable signals under control.
Figure 16.
L6201 -L6202-L6203
APPUCATION INFORMATION
Recircutat_on
Dudng recirculat_on with the ENABLE input high,
the voltage drop across the transistor is RDS
(ON). I1_ clamped at a voltage depending on the
characteristics of the source-drain diode. Al-
though the device is protected against cross con-
du_on, current sp_kes can appear on the current
sense pin due to chaJ'ge/dlscharge phenomena in
the intrinsic Source drain capacitances. In the &p-
plica_ion this does not cause any problem be-
cause the voltage spike generated on the sense
resistor _smaskeo by the current controller circuit.
Rise Time Tr (See Fig. 16)
When a diagonal of the lyidge is turned on cur-
rent begins to flow in the inductive load until the
maximum current IL is reached afler a time Tr.
The dissipated energy EOFF,Ct-IiS in this case :
EOFF_::_ = [Ros (ON) " IL2 Tr]. 2/3
Load Time TLO (See Fig.16)
During this time the energy dissipated is due to
the ON resistance of the transistors (ELD) and clue
t_ comm_ta_on (Ec,o_). As _,.,_' o^f the POWER
DMOS transistors are ON, Ec,,_ is gi,.,e_ by •
.=
Et.B = IL". R_ (o_J. 2 • TLO
In the commutation the energy dissipated is :
EcoM = Vs • IL" TCOM' fswrrcH • TED
Where :
TcoM =,TTURN-ON= T'rURN-OFI:
fswrrcH = Chopping frequency.
Fall Time Tf (See Fig. ! 6)
It is assumed that the energy dissipated in this
part of the cyc_ takes the same form as that
shown for the rise time :
= [RDS (ON)' IL2" T',] • 2/3
. :_ ,._
Td, I
11;15
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Quiescent Energy
The last contfit:_lon to the energy dissipation is
due to the quiescent supt34y current and is gNen by:
EQUIESCENT = IQ,UIESCENT- Vs T
Tota_ Energy Per Cycle
ETOT = EOFF_3N + ELD + ECC_ +
+ EON/OFF+ EQUIESCENT
The Total Power DissipalJon PDss is simp_, :
Po_s = ETOT_
Tr = Rise time
T_ = Load drive time
T_ = Fall time
T_ = Dead time
T = Pedod
T = Tr _- TED + Tf + Td
DC Motor Speed Contro|
Since the I.C. h-rtegrates a fu;_ H-Bridge in a _ngle
' ' ., d4= _ :r_T r-, Iit"w"_package ,_ _s _de_) su,,e .... c'ontrcl'.,,._ _ mo-
tors. When used for DC motor control it performs
the power stage required f"_r both speed &--rd di-
rection co,-rtrol. The device can be combined with
a current regulator like the L6506 to im_ement a
transconductance am!_ifier for speed control, as
shown in figure 17. In this partk_l_" co_ura_ion
only haft of the 1.6506 is used and the other haft
of the. device may be used to control a second
Figure 17: Bidirectional DC Motor Control
motor.
l'he L6506 senses the voltage across the sense
resistor Rs to monitor the motor current: 'rt com-
pares the sensed voltage both to control the
speed and dudng the brake of the motor.
Between the sense resistor and each sense input
of the L6506 a resistor is recommended; if the
connections between the outputs of the L6505
and the inputs of the L6203 need a long path. a
resistor must be added between each input of the
1_6203 and ground.
A snubber network made by the series of P, and C
must be foreseen very near to the output pins s'
the I.C.; one diode (BYW98) is connected be-
tween each power output pin and ground as weft.
The following ,'q3rmulas can be used to calculate
the snubber values:
R _=Vs/l_
C = l_'(dV/dt) where:
Vs is the maximum Supply Voltage foreseen or,
the application;
Ip LS the peak of the load c_Jrr,ent;
dvtdt is the limited rise 5me of the output vo_ac
(200V/Fs is generally used).
If the Power Supply Cannot Sink Current. __
_ _r ,-r'.j._ be _ and c_._n=_e =
_ear the supply pin o! the L6203. Scmetimes
capadtor at pin 17 of the L6506 let the applicat_*,
better work. For motor current up to 2A max., tt, e
1_6202 can be used in a similar circuit configura-
tion for which a typical Supply Voltage of 24V is
recommended.
Ucc.SU Ua.36Umax
12/15
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BIPOLAR STEPPER MOTORS APPLICATIONS
Bipolar stepper motors can be driven wi_h one
L6506 or L297, two lull bridge BCD drivers and
very few external components. Toge13%er these
lree chips form a complete microprocesso--to-
stepper motor interface is realized.
As shown in Fig. 18 and Fig. 19, the controller
connect direc_ to the two bridge BCD d_ers,
Exlemal compcnent are minimalized: an R.C. net-
work to set the chopper lrequency, a resistive
divider (R1 : R2] to establish the comparator refer-
ence voltage and a snubber network made by R
and C in series (See DC Motor Speed Control).
Figure 18: Two Phase Bipolar St eoper Motor Control Circuit with Chopper Current Control
:N I= I
I._ 2 ° I
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Figure 19: Two Phase Bipolar Stepper Motor Control Circuit with Chopper Current Con_'o_ and Translator
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It could be requested to drive a motor at Vs lower
than the minimum recommended one ot 12V
(See Electrical Characteristic,); in this case, by
accepting a poss4ble small increas tn the Rss (c_)
resistance of the power output transistors at the
lowest Supply Voltage value, may be a good solu-
tion the one shown in Fig. 20.
Figure 20:L6201/2./'3 Used at a Supply Voltage
Range Between 9 and 18V
Us-9 t_ llig
tSaQ
L
GNB i
I
J..
L6281 r"_, :
L6282
L5283 l_u.r2.Lff, .
EE_5_ J
R
THERMAL CHARACTERISTICS
Thanks to the high efficiency of this device, often
a true heatsink is not needed or it is simply ob-
tained by means of a copper side on the P.C.B.
(L6201/2).
Under heavy conditions, the L6203 needs a suit-
able cooling.
By using two square copper sides in a similar way
as it shown in Fig. 23, Fig. 21 indicates hew to
choose the on board heatsink area when the
L6201 total power dissipation is known since:
RThI-a,'_ = (Ti max.- Taz_ r_._) / Ptm
Figure 22 shows the Transient Thermal Resis-
lance vs. a single pulse time width.
Rgure 23 and 24 refer to the 1_6202.
For the MulSwatt L6203 addition information is
rven by Figure 25 (Thermal Resistance Junct{on-
mbient vs. Total Power Dissipation) and Figure
26 (Peak Transient Thermal Resistance vs.
Repetitive Pulse Width) while F_ure 27 refers to
the single p_lse Transient Thermal Resistance.
14_15
384
I_gure 21: Typical RTh J-a-r_vS. ;On Board" Heat-
sink Area (L6201)
\ I : '
55 _
-- ' t r i 2
l [ i r
I
4.5 ', , -
8 _- 2 3 _ 5 5 F I .q_. cm
Figure 22: Typical Transient R-q4;n Single l=ul__e
Condition (L6201)
Ftgun'm "_: Typical RThJ-_,b vs. Two "On Board"
Square Heatsink (L62Q2)
GNj31N.M. PAGE I_
II .G-15
L6201-L6202-L6203
Figure 24: Typical Transient Thermal Resistance
for Single Pulses (L6202)
Figure 26: Typical Transient Therrna! Resistance
for Single Pulses with and without
Heatsink (L6203)
tE
,_t..9 zt.. "SZ_ J " J,"
_;:,-_LE PULSE i [_
.:,,,ted on T_-M7823 nea- stn_,
th=9* C/U t
e._jet e,81 E,I '_ :0 tp(sl
Figure 25: Typical RThJ-am_of Multiwatt
Package vs. Total Power Dissipation
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Figure 27: Typical Transient Thermal Resistance
versus Pulse Width and Duty Cycle
(L6203)
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APPENDIX III.A.1
Code for master end of SPI communication
/* master.h
* John Regehr 4/94
*/
#define DELAY 10
/* the port and bit that signals a communication; this is common
* to all joint processors
*/
#define SIGNAL_PORT PORTC
#define SIGNAL_MASK 0x01
/* set up the SPI - must be called before any communication can
* take place
*/
int master_init (void)
{
int i;
/* wait for a little while so the main 11 can get organized */
for (i=0; i<3000; i++);
poke (DDRC, 0x00);*/
asm" LDAA #0";
asm" LDX #BASE";
asm " STAA DDRC,X";
int sendrec (buf, procnum)
unsigned char * buf;
unsigned char procnum;
int i;
/* set the green led for motor l during the communication */
poke (PORTB, 0x 10);*/
asm " LDAB #%00010000";
asm" LDX #BASE";
asm " STAB PORTB,X";
/* turn on the SPI */
initmaster O;
III. A. 1- 1
/* for (j=0;j<50;j++);*/
i = _sendrec_ (buf, procnum);
/:¢
/* light an LED */
if (i == OK) {
poke (PORTB, OxO0);*/
asm" LDAA #0";
asm" LDX #BASE";
asm" STAA PORTB,X";
}
else {
/* poke (PORTB, 0xl 1);*/
asm " LDAA #00010001";
asm" LDX #BASE";
asm" STAA PORTB,X";
/* turn off the SPI */
deinit 0;
/* for(j=0;j<50;j++) { };*/
return i;
}
/* all the real work gets done here */
int_sendrec (buf, procnum)
unsigned char * buf;
unsigned char procnum;
{
unsigned char i, j, chksum, magic, otherprocnum;
unsigned char rec [5];
if ((procnum < 0) II (procnum >= NUMCHIPS))
return EBADNUM;
/* wait for the main processor to signal us. since the
digital inputs on a miniboard seem to default
to high we look for a low bit since we don't want a
processor that becomes disconnected to start wildly
transmitting. */
do {
c = peek (SIGNAL_PORT);
} while ((c & SIGNAL_MASK) == 1);*/
/* the checksum is defined to be the least significant byte
* of the sum of the processor number and the data bits
*/
chksum = procnum;
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/* send and receive the magic first byte, but don't check if
* it's wrong since we want to go through with the transmission
* anyway so the slave doesn't hang
*/
if ((magic = m_sendrec(MAGIC)) != MAGIC) return ESYNC;
for (j=0; j<DELAY; j++);
/* push the data through */
for (i=0; i<5; i++) {
rec[i] = m_sendrec(buf[i]);
for (j=0; j<DELAY; j++);
chksum += buf[i];
}
/* send and receive the procnum */
otherprocnum = m_sendrec (procnum);
; for (j=0; j<DELAY; j++);
/* send and receive the checksum */
chksum = m_sendrec (chksum);
/* bail if the procnums don't agree */
if (procnum != otherprocnum) {
printdec (otherprocnum);
return EWRONGCHIP;
}
/* compare the received data with the received
* checksum
*/
chksum -= otherprocnum;
for (i=0; i<5; i++) chksum -= rec [i];
if (chksum != 0) {
for (i=0; i<5; i++) printdec (rec[i]);*/
return ECHKSUM;
}
/* move the received bytes to the buffer where the caller
* can see them
*/
for (i=0; i<5; i++) buf[i] = rec[i];
return OK;
}
/* return true if the main processor wants to talk */
/*int chkcom 0
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*/
if ((peek(SIGNAL_PORT)& SIGNALMASK) ==0)
return1;
elsereturn0;
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APPENDIX III.A.2
Code for slave end of SPI communication
/* slave.h
* John Regehr 4/94
*/
/* ports and masks used to notify joint processors
* that we want to talk
*/
int port [NUMCHIPS] = { PORTC, PORTC, PORTC, PORTC, PORTC, PORTC, PORTC,
PORTC, PORTB, PORTB, PORTB, PORTB, PORTB, PORTB, PORTB, PORTB, PORTA,
PORTA };
unsigned char mask [NUMCHIPS] = { 0xfe, 0xfd, 0xfb, 0xf7, 0xef, 0xdf, 0xbf, 0x7f, 0xfe, 0xfd,
0xfb, 0xf7, 0xef, 0xdf, 0xbf, 0x7f, 0xdf, 0xbf };
#define MAXCHAR (int)256
/* set up the SPI - should be called first thing to make sure
* ports are set high before any joint processor reaches the
* point in the code where it sees if the main processor
* wants to communicate
*/
slave_init 0
initslave 0;
/* set port C data direction - all output */
poke (DDRC, 0xff);
/* set all the bits high */
poke (PORTC, 0xff);
/* set port B high */
poke (PORTB, 0xff);
/* zero port A control */
poke (PACTL, 0x00);
/* set up port A */
poke (PORTA, 0xff);
int sendrec (buf, procnum)
unsigned char * buf;
unsigned char procnum;
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{
int i;
i = _sendrec_ (buf, procnum);
poke (port[procnum], 0xff);
return i;
/* all the real work gets done here */
int sendrec_ (but', procnum)
unsigned char * buf;
unsigned char procnum;
{
unsigned char rec [7];
unsigned int ret;
unsigned char i, chksum, magic, otherprocnum;
if ((procnum < 0) II (procnum >= NUMCHIPS))
return EBADNUM;
/* set the bit on the port corresponding to the processor.
* note that it is critical that only one of the 18 bits
* going to joint 1 ls gets set low at any one time, or else
* collisions occur. */
poke (port[procnum], mask[procnum]);
/* the checksum is defined to be the least significant byte
* of the sum of the processor number and the data bits
*/
chksum = procnum;
/* send and receive the magic first byte, but don't check if
* it's wrong since we want to go through with the transmission
* anyway
*/
each time s_sendrec is called, it should be called like this:
unsigned char = integer = s_sendrec (unsigned char);
* The integer returned from s_sendrec contains the returned
* character in the low byte, and 0 in the high byte if the
* communication was successful. So, if the integer value
* is greater than MAXCHAR, a timeout occurred.
*/
magic = ret = s_sendrec (MAGIC);
if (ret > MAXCHAR) return ETIMEOUT;
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/* if we didn't get the magic character, then we're out of
* sync with the joint processor, since the bit to that
* processor is already low, it will have to communicate with
* us next time through it's loop, so we read characters until
* we get the magic character, and then we should be in sync
*/
while (magic != MAGIC) {
magic = ret = s_sendrec (MAGIC);
if (ret > MAXCHAR) return ETIMEOUT;
]
/* transmit the data */
for (i=0; i<5; i++) {
rec[i] = ret = s_sendrec (buf[i]);
if (ret > MAXCHAR) return ETIMEOUT;
chksum += buf[i];
}
/* send and receive the procnum */
otherprocnum = ret = s_sendrec (procnum);
if (ret > MAXCHAR) return ETIMEOUT;
/* send and receive the checksum */
chksum = ret = s_sendrec (chksum);
if (ret > MAXCHAR) return ETIMEOUT;
/* unset the bit */
poke (port[procnum], 0xff);
/* bail if the procnums don't agree */
if (procnum != otherprocnum) {
putstr ("procnum = ");
printdec (procnum);
putstr ("otherprocnum = ");
printdec (otherprocnum);
return EWRONGCHIP;
}
/* compare the received data with the received
* checksum
*/
chksum -= otherprocnum;
for (i=0; i<5; i++) chksum -= rec [il;
if (chksum != 0) return ECHKSUM;
/* move the received bytes to the buffer where the caller
* can see them
*/
for (i=0; i<5; i++) buf[i] = rec[i];
return OK;
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APPENDIX III.B.1
Walking algorithm code for alpha joint.
alpha.c
Doug R. Chapman
NASA Robot Simulator V1.0
Do a simple test of the leg process
*/
/* change these next three lines when re-compiling for each leg */
#define MYLEGNUMBER 1
#define pot_table pot A 1
#include "c:\one_leg\macro.h"
#include "c:\one_leg\constants.h"
#include "c:\one_leg\alpha.h"
#include "c:\one_leg\sendto.h"
byte new alpha_pos;/* these contain the values that are to be sent to the
simulator previously each FSM called the joint command
to set the value this causes a problem when a FSM that
is to be subsumed sets a joint position */
byte alpha_bal;
byte Betal_pos;
byte Beta2_pos;
byte foot_down;
/* value sent from the HCI6 */
/* the table of potentiometer values will be held in a library file. There
will be 18 separate library files, each will define a block of eprom memory
for pottable. */
#define MY_PROCESSOR_NUMBER MY_LEG_NUMBER * JOINTS_PER_LEG + BETA2
extern byte * pot_table;
joint()
/* sets the joint to the angle specified by bye new_position */
{
return;
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initialize(void)
/* get the current position based on the potentiometers */
new alpha pos = joint_posO;
/* e_zero();*//* set the encoder value to 0 */
return;
/* the following code was written by Steve Owens (spangles@cis)
revisions made by Doug Chapman (chappy@cis). Most revisions are simply to match
the simulator. Some revisions made for corectness */
/* This is the Finite State Machine for Alpha Advance */
int advance()
{
static int advance_state;
int advance_time;
STARTSTATE(advancestate)
{
STATE(FULL_FORWARD)
{
STAMP(advance_time);
if (!foot_down)
{
if (joint_pos0 < desired fw position){
new_alpha pos = desired fw position;
GOTO STATE (advancestate,ADVANCE,ACTIVE);
GOTO_STATE(advance_state,FULL_FORWARD,ACTIVE);
because this
leg needs to stay forward until
it is back on the ground. If
it is inactive the alpha
balance will move it */
I
else
{
/* foot is on ground */
GOTO_STATE(advance_state,ON GROUND,INACTIVE);
RELEASE;
}
STATE(ON_GROUND)
{
STAMP(advance_time);
if (footdown)
/* remains active
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{
GOTO_STATE(advance_state,ON_GROUND,INACTIVE);
}
else
{
if (joint_pos 0 < desired_fw_position)
{
new_alpha_pos = desired_fw_position;
GOTO STATE(advance_state,ADVANCE,ACTIVE);
I
I
RELEASE;
STATE(ADVANCE)
{
STAMP(advance_time);
if(!foot_down)
{
if (joint_pos0 < desired_fw_position){
new_alpha_pos = desired fw .position;
GOTO_STATE(advance_state,ADVANCE,ACTIVE);
}
}
else
{
/* foot is on ground */
GOTO_STATE(advance state,ON_GROUND,INACTIVE);
t
RELEASE;
}
int alpha_balance0
{
new_alpha_pos = alpha_bal + joint_pos0;
return;
byte buffer[MAX_DATA_LEN];
int setup_communicate (void)
/* front end to the communication with the HC16 */
{
int i;
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/* copy outgoing data into outgoing_buffer
this order must agree with the HC 16 */
buffer[0] = joint_pos 0;
buffer[l] = f_limit 0;
buffer[2] = b_limit 0;
for (i = 3 ; i < MAX_DATA_LEN; i++)
buffer[i] = 0;
return 0;
/
int finish_communicate(void)
{
/* copy data from incomming buffer */
/* this needs to agree with what the HC16 sends */
alpha_bal = buffer[0];
Beta l_pos = buffer[ 1];
Beta2_pos = buffer[2];
foot_down = buffer[3];
return 0;
]
main(){
/* initialize the new position variables, this is needed so that
if none of the FSM's set it the call to joint will not send garbage
values to the simulator */
initialize();
for(;;){
if (advance() != ACTIVE)
alpha_balance();
joint 0;
if (tr_rdy0) {
setup_communicate();
if (sendto(buffer,MY_PROCESSOR_NUMBER) == VALID)
finish_communicate0;
}
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APPENDIX III.B.2
Walking algorithm code for beta 1 joint.
betal.c
Doug R. Chapman
NASA Robot One Leg Prototype V 1.0
Do a simple test of the leg process
*/
/* change these next three lines when re-compiling for each leg */
#define MY_LEG_NUMBER 1
#define pot_table pot B 1 I
#include "c :\one_leg\macro.h"
#include "c :\one_leg\beta 1.h"
#include "c :\one_leg\constants.h"
#include "c:\one_leg\sendto.h"
int new_betal_pos; /* previously each FSM called the joint command to
set the values. This causes a problem when a
FSM that is to be subsumed sets a joint position */
/* signals from the HC16 */
byte up_leg trigger;/* 0 = no trigger, 1 = trigger */
byte emergencystop;/* 0 = OK, ! = stop */
/* data for other joints on this leg (sent from HC16) */
byte Alpha_pos;
byte Beta2_pos;
byte footdown;/* 0 = off ground, 1 = on ground */
#define MYPROCESSOR_NUMBER MY_LEG_NUMBER * JOINTS_PER_LEG + BETA2
extern byte * pot_table;
joint()
/* sets the joint to the angle specified by bye newposition */
{
return;
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initialize(void)
/* get the current position based on the potentiometers */
{
new_beta I_pos = joint_pos0;
/* en_zero0; */ /* set the encoder value to 0 */
return;
}
/* the following code was written by Steve Owens (spangles@cis)
revisions made by Doug Chapman (chappy @cis). Most revisions are simply to match
the simulator. Some revisions made for corectnes */
/* This is the Finite State Machine for the Leg Up/Down process */
int leg()
(
static int leg_state;
int leg_time;
START_STATE (leg_state)
{
STATE(LEG IS DOWN)
{
STAMP (leg_time);
if (up_leg_trigger)
(
/* We are starting to lift the leg */
new_betal_pos = desired_up_pos;
GOTO_STATE(leg_state,LEG IS RAISING,ACTIVE);
}
else
{
/* We are staying on the ground */
GOTO_STATE(Ieg_state,LEG IS DOWN, INACTIVE);
}
RELEASE;
}
STATE(LEG IS RAISING)
I
STAMP(leg_time);
if(up_leg_trigger)
if(joint_pos0 < desired_up_pos)
{
/* We are still raising the leg */
new_beta l_pos = desired_up_pos;
GOTO_STATE(leg_state,LEG IS RAISING,ACTIVE);
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else
{
/* Max B 1 position reached Can't go higher */
GOTO_STATE(Ieg_state,LEG IS UP,ACTIVE);
else
{
/* Time to lower leg */
new_betal_pos = desired dn .pos;
GOTO STATE(leg_state,LEG IS LOWERING,ACTIVE);
]
RELEASE;
}
STATE(LEG IS UP)
{
STAMP(leg_time);
if(up_leg_trigger)
{
/*leg is staying up so stay here */
GOTO_STATE(Ieg_state,LEG IS UP,ACTIVE);
else
{
/* Time to lower the leg */
new_beta l_pos = desired dn_pos;
GOTO_STATE(Ieg_state,LEG IS LOWERING,ACTIVE);
RELEASE;
}
STATE(LEG IS LOWERING)
{
STAMP(leg_time);
if (up_leg_trigger)
{
/* Legs go back up */
new_betal_pos = desired_up_pos;
GOTO_STATE(leg_state,LEG IS RAISING,ACTIVE);
else if (foot_down)
{
GOTO_STATE(leg_state,LEG IS DOWN,ACTIVE);
else
/* Keep putting me down */
new_betal_pos = desired_dn_pos;
GOTO_STATE(leg_state,LEG IS LOWERING,ACTIVE);
RELEASE;
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}
}
return;
)
byte bu ffer[MAX_DATA_LEN];
int setup_communicate (void)
/* front end to the communication with the HCf6 */
{
int i;
/* copy outgoing data into outgoing_buffer
this order must agree with the HC16 */
buffer[0] = joint_pos 0;
buffer[ 11 = f limit 0;
buffer[2] = b limit 0;
for (i = 3; i < MAX_DATA_LEN; i++)
buffer[i] = 0;
return 0;
int finish_communicate(void)
{
/* copy data from incomming buffer */
/* this needs to agree with what the HC16 sends *!
up_leg_trigger = buffer[0];
emergencystop = buffer[ 1];
Alpha_pos = buffer[2];
Beta2_pos = buffer[31;
foot_down = buffer[4];
return 0;
}
main(){
/* initialize the new position variables, this is needed so that
if none of the FSM's set it the call to joint will not send garbage
values to the simulator *!
initialize();
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for(;;){
leg();
joint O;
if (tr_rdyO){
setup_communicate();
if (sendtoO == VALID)
finish_communicate();
}
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Walking
/*
beta2.c
APPENDIX III.B.3
algorithm code for beta 2 joint.
Doug R. Chapman
NASA Robot One Leg Prototype
Do a simple test of the leg process
*/
/* change these next three lines when re-compiling for each leg */
#define _LEG_ 1_
#define MY_LEG_NUMBER 1
#define pot_table pot B2 1
#include "c:\one_leg\beta2.h"
#include "c :\one_leg\mac ro. h"
#include "c:\one_leg\constants.h"
#include "c:\one_leg\sendto.h"
int new_beta2_pos;/* previously each FSM called the joint command to set the values*/
/* this causes a problem when a FSM that is to be subsumed sets
a joint position */
byte emergency_stop;
byte Alpha_pos;
byte Beta i_pos;
/* value sent from the HC 16 */
#define MY_PROCESSOR_NUMBER MY_LEG_NUMBER * JOINTS_PER_LEG + BETA2
extern byte * pot_table;
joint()
/* sets the joint to the angle specified by new_position */
{
return;
}
initialize(void)
/* get hte current position based on the potentiomenters */
{
new_beta2_pos = joint_pos0;
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e_zero();/*settheencodervalueto0 */
return;
bytebuffer[MAX_DATA_LEN];
int setup_communicate(void)
/* front end to the communication with the HC 16 */
{
int i;
/* copy outgoing data into outgoing_buffer
this order must agree with the HC16 */
buffer[0] = joint_pos 0;
buffer[l] = f__limit 0;
buffer[2] = b limit 0;
buffer[3] = (foot sensor0 < FOOT_TRESHOLD) ? FALSE : TRUE;
for (i = 4; i < MAX_DATA_LEN; i++)
buffer[i] = 0;
return O;
}
int finish_communicate(void)
t
/* copy data from incomming buffer */
/* this needs to agree with what the HCI6 sends */
emergency_stop = buffer[0];
Alpha_pos = buffer[ 1];
Betal_pos = buffer[2];
return 0;
}
main(){
/* initialize the new position variables, this is needed so that
if none of the FSM's set it the call to joint will not send garbage
values to the simulator */
initialize();
for(;;){
new_beta2_pos = joint_pos0;
III.B.3-2
joint ();
if (tr_rdy0){
setup_communicate();
if (sendto()== VALID)
finish_communicate();
}
/* beta 2 has not yet been implemented */
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APPENDIX III.C.1
Temporary walking algorithm code for alpha joint.
#include c:\newwalk\constant.h
int state;
int signal 0
{
/* delete this later!! */
putchr (state+'0');
if ((peek (PORTC) & IN_MASK) == 0) {
/* gree n led */
poke (PORTB, 0x 10);
return TRUE;
} else {
/* red led */
poke (PORTB, 0xl 1);
return FALSE;
int set_out 0
poke (PORTB, 0x20);
poke (PORTC, OUT_SET);
return(0);
int clear_out 0
{
poke (PORTB, 0x22);
poke (PORTC, OUT_CLEAR);
return(0);
}
int main 0
{
/* setup bit 0 of C for output, rest are input */
poke (DDRC, 0x01);
state = INITIAL_STATE;
while (I) {
/* FSM! */
switch (state) {
case 0: {
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/* initial state for 0, 3, 4 */
set_out 0;
while (!signal());
/* no break; */
}
case 1:{
/* dummy loop */
while (signal());
while (!signal());
state = 6;
break;
}
case 2: {
/* move alpha forward */
motor (FSPEED);
while (analog(0) < FORWARD_VALUE);
motor (0);
clear_out 0;
while (signal());
set_out 0;
while (!signal());
/* no break; */
}
case 3: {
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
}
case 4: {
/* move alpha back */
motor (BSPEED);
while (analog(0) > BACK_VALUE);
motor (0);
clear_out 0;
while (signal())',
set_out 0;
while (!signal());
/* no break; */
}
case 5: {
set_out ();
while (!signal());
/* no break; */
case 6: {
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
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}
case 7: {
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
}
case 8: {
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
}
case 9: {
/* move alpha back */
motor (BSPEED);
while (analog(0) > BACK_VALUE);
motor (0);
clear__out 0;
while (signal());
set_out 0;
while (!signal());
/* no break; */
}
}
return(0);
/* never reached */
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APPENDIX III.C.2
Walking algorithm code for beta 2 joint.
#include c:\newwalk\constant.h
int state;
int signal 0
{
/* delete this later!! */
putchr (state+'0');
if ((peek (PORTC) & IN_MASK) == 0) {
/* green led */
poke (PORTB, 0x 10);
return TRUE;
} else {
/* red led */
poke (PORTB, 0xl 1);
return FALSE;
}
int set_out 0
{
poke (PORTB, 0x20);
poke (PORTC, OUT_SET);
return(0);
}
int clear_out 0
[
poke (PORTB, 0x22);
poke (PORTC, OUT_CLEAR);
return(0);
}
int main 0
{
/* setup bit 0 of C for output, rest are input */
poke (DDRC, 0x01);
state = INITIAL_STATE;
while (1) {
/* FSM! */
switch (state) {
case 0:
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/* initial state for 0, 3, 4 */
set_out 0;
while(!signal());
/* no break; */
case 1:
/* move betal up */
motor (USPEED);
while (analog(0) < UP_VALUE);
motor (0);
clear_out 0;
while (signal());
set_out 0;
while (!signal());
/* no break; */
case 2:
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
case 3:
/* move beta I down */
motor (DSPEED);
while (analog(0) > DOWN_VALUE);
motor (0);
clear_out 0;
while (signal());
set_out 0;
while (!signal());
/* no break; */
case 4:
/* dummy loop */
while (signal());
while (!signal());
state = 6;
break;
case 5:
set_out 0;
while (!signal());
/* no break; */
case 6:
case
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
7:
/* dummy loop */
while (signal());
while (!signal());
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/* no break; */
case 8:
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
case 9:
/* dummy loop */
while (signal());
while (!signal());
/* no break; */
}
return(O);
/* never reached */
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APPENDIX III.C.3
Main control code for temporary walking algorithm.
#include c:iconstant.h
#define stepl 0xE6 /* 11100110 */
#define step2 0x19 /* 00011001 */
main()
{
int state;
poke(DDRC, 0x00);
/* clear */
poke(PORTB,0xff);
for (state=0; state<3; state++)
{
putstrCWe are in the first half of the step in");
/* signal */
poke (PORTB,0x00);
putstrCWe have signaled in");
/* wait */
while(peek(DDRC)&step2 !=0);
putstrC0, 3, and 4 have cleared in");
poke(PORTC,0xff);
/* alpha balance */
putstr("We are doing the alpha balance \n");
poke (PORTC,0x00);
while (!peek(PORTC));
putstr("all processors have cleared in");
/*clear */
poke(PORTC,0xff);
for (state=0; state<3; state++)
{
putchrCWe are in the second part of the walk \n");
/* signal */
poke (PORTC,0x00);
putstrCWe have signaled in");
/* wait */
while (peek(PORTC)!=step2);
III.C.3-1
putstr("l,2,and5havecleared\n");
poke(PORTC,0xff);
/* alpha balance */
putstr("We are doing the alpha balance \n");
poke (PORTC,0x00);
while (!peek(PORTC));
putstr("all processors have cleared \n");
/*clear */
poke(PORTC,0xff);
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